TI SN65518

SN65518, SN75518
VACUUM FLUORESCENT DISPLAY DRIVERS
SLDS004B – MARCH 1983 – REVISED MAY 1990
•
•
•
•
•
Each Device Drives 32 Lines
60-V Output Voltage Swing Capability
25-mA Output Source Current Capability
High-Speed Serially Shifted Data Input
Latches on All Driver Outputs
N PACKAGE
(TOP VIEW)
VCC2
SERIAL OUT
Q32
Q31
Q30
Q29
Q28
Q27
Q26
Q25
Q24
Q23
Q22
Q21
Q20
Q19
Q18
Q17
STROBE
GND
description
The SN65518 and SN75518 are monolithic
BIDFET† integrated circuits designed to drive a
dot matrix or segmented vacuum fluorescent
display.
Each device consists of a 32-bit shift register, 32
latches, and 32 output AND gates. Serial data is
entered into the shift register on the low-to-high
transition of CLOCK. While LATCH ENABLE is
high, parallel data is transferred to the output
buffers through a 32-bit latch. Data present in the
latch during the high-to-low transition of LATCH
ENABLE is latched. When STROBE is low, all Q
outputs are enabled. When STROBE is high, all Q
outputs are low.
Serial data output from the shift register may be
used to cascade additional devices. This output is
not affected by LATCH ENABLE or STROBE.
1
40
2
39
3
38
4
37
5
36
6
35
7
34
8
33
9
32
10
31
11
30
12
29
13
28
14
27
15
26
16
25
17
24
18
23
19
22
20
21
VCC1
DATA IN
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q10
Q11
Q12
Q13
Q14
Q15
Q16
LATCH ENABLE
CLOCK
NC
Q30
Q31
Q32
SERIAL OUT
VCC2
VCC1
DATA IN
Q1
Q2
Q3
FN PACKAGE
(TOP VIEW)
The SN65518 is characterized for operation from
– 40°C to 85°C. The SN75518 is characterized for
operation from 0°C to 70°C.
6 5 4
7
3
2 1 44 43 42 41 40
39
8
38
9
37
10
36
11
35
12
34
13
33
14
32
15
31
16
30
17
29
18 19 20 21 22 23 24 25 26 27 28
Q4
Q5
Q6
Q7
Q8
Q9
Q10
Q11
Q12
Q13
NC
NC
Q18
Q17
STROBE
GND
CLOCK
LATCH ENABLE
Q16
Q15
Q14
NC
Q29
Q28
Q27
Q26
Q25
Q24
Q23
Q22
Q21
Q20
Q19
NC – No internal connection
† BIDFET – Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip. This is a patented process.
Copyright  1990, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
4–1
SN65518, SN75518
VACUUM FLUORESCENT DISPLAY DRIVERS
SLDS004B – MARCH 1983 – REVISED MAY 1990
logic symbol†
CMOS/ VAC
FLUOR DISP
STROBE
19
EN3
C2
LATCH 22
ENABLE
CLOCK
DATA IN
SRG32
C1/→
21
39
2D
3
2D
3
2D
3
38
37
23
2D
3
2D
3
2D
18
3
Q1
Q2
Q16
Q17
4
Q31
3
Q32
2
SERIAL OUT
† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the N package.
logic diagram (positive logic)
STROBE
LATCH
ENABLE
DATA IN
CLOCK
Shift
Register
1D
Latches
R1
C1
1D
C2
2D
R2
C1
LC1
Q1
LC2
Q2
C2
2D
28 Stages
(Q3 thru Q30)
Not Shown
1D
R31
C1
1D
C2
2D
R32
C1
LC31
Q31
LC32
Q32
C2
2D
SERIAL OUT
4–2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN65518, SN75518
VACUUM FLUORESCENT DISPLAY DRIVERS
SLDS004B – MARCH 1983 – REVISED MAY 1990
FUNCTION TABLE
CONTROL INPUTS
FUNCTION
OUTPUTS
SHIFT REGISTERS
R1 THRU R32
LATCHES
LC1 THRU LC32
X
X
Load and shift†
No change
Determined by
LATCH ENABLE‡
R32
Determined by STROBE
L
H
X
X
As determined
above
Stored data
New data
R32
Determined by STROBE
X
X
H
L
As determined
above
Determined by
LATCH ENABLE‡
R32
All L
LC1 thru LC32, respectively
CLOCK
LATCH
ENABLE
STROBE
Load
↑
No ↑
X
X
Latch
X
X
Strobe
X
X
SERIAL
Q1 THRU Q32
H = high level, L = low level, X = irrelevant,
↑ = low-to-high-level transition.
† R32 and the serial output take on the state of R31, R31 takes on the state of R30, ... R2 takes on the state of R1, and R1 takes on the state of
the data input.
‡ New data enter the latches while LATCH ENABLE is high. These data are stored while LATCH ENABLE is low.
typical operating sequence
CLOCK
DATA IN
Valid
SR
Contents
Invalid
Irrelevant
Valid
LATCH
ENABLE
Latch
Contents
Previously Stored Data
New Data Valid
STROBE
Valid
Q Outputs
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
4–3
SN65518, SN75518
VACUUM FLUORESCENT DISPLAY DRIVERS
SLDS004B – MARCH 1983 – REVISED MAY 1990
schematic of inputs and outputs
EQUIVALENT OF EACH INPUT
TYPICAL OF ALL Q OUTPUTS
TYPICAL OF SERIAL OUTPUT
VCC1
VCC2
VCC1
Input
Output
Output
GND
GND
GND
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC1 (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 V
Supply voltage, VCC2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 V
Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VCC1
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Operating free-air temperature range, TA: SN65518 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 40°C to 85°C
SN75518 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
Case temperature for 10 seconds: FN package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package . . . . . . . . . . . . . . . . . . . . . 260°C
NOTE 1: Voltage values are with respect to network ground terminal.
DISSIPATION RATING TABLE
4–4
PACKAGE
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
TA = 85°C
POWER RATING
FN
1700 mW
13.6 mW/°C
1088 mW
884 mW
N
1250 mW
10.0 mW/°C
800 mW
650 mW
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN65518, SN75518
VACUUM FLUORESCENT DISPLAY DRIVERS
SLDS004B – MARCH 1983 – REVISED MAY 1990
recommended operating conditions, TA = 25°C (unless otherwise noted)
Supply voltage, VCC1
Supply voltage, VCC2
High level input voltage,
High-level
voltage VIH (see Figure 1)
VCC1 = 4.5 V
VCC1 = 15 V
MIN
MAX
4.5
15
V
0
60
V
3.5
V
12
Low-level input voltage, VIL (see Figure 1)
– 0.3
High-level output current, IOH
Low-level output current, IOL
0.8
V
– 25
mA
2
mA
frequency fclock
Clock frequency,
l k (see Figure 2)
VCC1 = 10 V to 15 V
VCC1 = 4.5 V
0
5
0
1
Pulse duration,
duration CLOCK high,
high tw(CKH)
(CKH)
VCC1 = 10 V to 15 V
VCC1 = 4.5 V
100
Pulse duration,
duration CLOCK low,
low tw(CKL)
(CKL)
VCC1 = 10 V to 15 V
VCC1 = 4.5 V
100
Setup time,
time DATA IN before CLOCK↑, tsu
VCC1 = 10 V to 15 V
VCC1 = 4.5 V
75
150
Hold time,
time DATA IN after CLOCK↑, th
VCC1 = 10 V to 15 V
VCC1 = 4.5 V
150
SN65518
– 40
85
SN75518
0
70
free air temperature,
temperature TA
Operating free-air
UNIT
MHz
ns
500
ns
500
ns
75
ns
°C
electrical characteristics over recommended ranges of operating free-air temperature and VCC1,
VCC2 = 60 V (unless otherwise noted)
PARAMETER
VIK
Input clamp voltage
VOH
High level output voltage
High-level
VOL
Low level output voltage
Low-level
IIH
IIL
High-level input current
ICC1
Supply current
ICC2
Supply current
TEST CONDITIONS
Q outputs
SERIAL OUT
Q outputs
SERIAL OUT
Low-level input current
II = – 12 mA
IOH = – 25 mA
VCC1 = 5 V,
IOL = 1 mA
IOL = 20 µA
VCC1 = 15 V,
VCC1 = 15 V,
VCC1 = 4.5 V
SN65518
SN65518,
SN75518
VCC1 = 15 V
Outputs high,
Outputs high,
IOH = – 20 µA
MIN
TYP†
57.5
58
4.5
4.9
MAX
UNIT
– 1.5
V
5
5
0.06
VI = 15 V
VI = 0 V
TA = – 40°C
TA = 0°C to MAX
Outputs low
0.8
V
V
0.1
1
µA
– 0.1
–1
µA
1.8
4
2
5
mA
12
7
10
0.01
0.5
mA
† All typical values are at TA = 25°C.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
4–5
SN65518, SN75518
VACUUM FLUORESCENT DISPLAY DRIVERS
SLDS004B – MARCH 1983 – REVISED MAY 1990
switching characteristics, VCC2 = 60 V, CL = 50 pF, TA = 25°C (unless otherwise noted)
PARAMETER
td
TEST CONDITIONS
VCC1 = 4.5 V
VCC1 = 15 V
time CLOCK to DATA OUT
Delay time,
From LATCH ENABLE
tDHL
From STROBE
Delay time
time, high-to-low-level
high to low level Q output
From LATCH ENABLE
From STROBE
From LATCH ENABLE
tDLH
From STROBE
Delay time
time, low-to-high-level
low to high level Q output
From LATCH ENABLE
From STROBE
VCC1 = 4
4.5
5V
VCC1 = 15 V
VCC1 = 4
4.5
5V
VCC1 = 15 V
tTHL
time high-to-low-level
high to low level Q output
Transition time,
VCC1 = 4.5 V
VCC1 = 15 V
tTLH
Transition time,
time low-to-high-level
low to high level Q output
VCC1 = 4.5 V
VCC1 = 15 V
MIN
MAX
CL = 15 pF,,
See Figure 4
600
See Figure 5
1.5
150
See Figure 6
1
See Figure 5
0.5
See Figure 6
0.5
See Figure 5
1.5
See Figure 6
1
See Figure 5
0.25
See Figure 6
0.25
See Figure 6
See Figure 6
3
1.5
2.5
0.75
UNIT
ns
µs
µs
µs
µs
RECOMMENDED OPERATING CONDITIONS
INPUT VOLTAGE
vs
SUPPLY VOLTAGE VCC1
MAXIMUM CLOCK FREQUENCY
vs
SUPPLY VOLTAGE VCC1
12
6
fFmax
max – Maximum Clock frequency – MHz
TA = Full Range
VVI
I – Input Voltage – V
10
8
Minimum VIH
6
4
2
Maximum VIL
0
3
5
7
9
11
13
15
TA = Full Range
5
4
3
2
1
0
4
Figure 1
4–6
6
8
10
Figure 2
POST OFFICE BOX 655303
12
Supply Voltage, VCC1 – V
Supply Voltage, VCC1 – V
• DALLAS, TEXAS 75265
14
16
SN65518, SN75518
VACUUM FLUORESCENT DISPLAY DRIVERS
SLDS004B – MARCH 1983 – REVISED MAY 1990
PARAMETER MEASUREMENT INFORMATION†
tw(CKH)
tw(CKH)
VIH
50%
CLOCK
ÎÎÎÎÎ
ÎÎÎÎÎ
ÎÎÎÎÎ
VIL
tw(CKL)
tsu
DATA IN
ÎÎÎÎÎ
ÎÎÎÎÎ
ÎÎÎÎÎ
VIH
CLOCK
50%
VIL
td
th
VIH
Valid
50%
VOH
DATA
OUTPUT
50%
VOL
VIL
Figure 3. Input Timing Waveforms
Figure 4. Data Output Switching Times
3.5 V
LATCH
ENABLE
3.5 V
50%
0 V
0V
tDLH or tDHL
Q Output
1.75 V
STROBE
90%
10%
tDHL
tDLH
VOH
VOL
Figure 5. Q Output Switching Times
90%
10%
Q Outputs
tTLH
tTHL
VOH
VOL
Figure 6. Switching Time Voltage Waveforms
† For testing purposes, all input pulses have maximum rise and fall times of 30 ns.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
4–7
SN65518, SN75518
VACUUM FLUORESCENT DISPLAY DRIVERS
SLDS004B – MARCH 1983 – REVISED MAY 1990
4–8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  1998, Texas Instruments Incorporated