SITRONIX ST7687S

ST7687S
128RGB x 128 dot 65K Color with Frame Memory
Single-Chip CSTN Controller/Driver
Datasheet
Version 1.4
2009/10
Sitronix Technology Corp. reserves the right to change the contents in this document without
prior notice.
ST7687S
LIST OF CONTENT
1.
2.
3.
4.
5.
6.
INTRODUCTION.......................................................................................8
FEATURES ...............................................................................................9
ST7687S PAD ARRANGEMENT (COG).................................................10
PAD CENTER COORDINATES .............................................................. 11
BLOCK DIAGRAM .................................................................................21
PIN DESCRIPTION.................................................................................22
6.1
Power Supply................................................................................................. 22
6.2
6.3
6.4
6.5
LCD Power Supply Pins................................................................................. 23
System Control .............................................................................................. 24
Microprocessor Interface ............................................................................... 25
LCD Driver Outputs........................................................................................ 27
6.6
Test Pins ........................................................................................................ 28
7. FUNCTIONAL DESCRIPTION................................................................30
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
Ver1.4
Microprocessor Interface ............................................................................... 30
Selecting Parallel / Serial Interface ................................................................ 31
7.2.1.
8-bit Parallel Interface................................................................................................... 31
7.2.2.
8- and 9-bit Serial Interface .......................................................................................... 32
7.2.3.
8-bit and 9-bit Serial Interface Data Color Coding..................................................... 35
Access to DDRAM and Internal Rrgisters ...................................................... 36
Display Data RAM (DDRAM) ......................................................................... 37
7.4.1.
DDRAM........................................................................................................................... 37
7.4.2.
Address Control............................................................................................................ 37
7.4.3.
I/O Buffer Circuit ........................................................................................................... 40
7.4.4.
Scroll Address Circuit .................................................................................................. 40
7.4.5.
Display data Latch Circuit............................................................................................ 40
7.4.6.
Normal Display On or Partial Mode On, Vertical Scroll Off ...................................... 40
7.4.7.
Vertical Scroll/Rolling Scroll........................................................................................ 42
7.4.8.
Tearing Effect Output Line........................................................................................... 45
Gray-Scale Display ........................................................................................ 47
Oscillation circuit ............................................................................................ 47
Display Timing Generator Circuit ................................................................... 47
Power Level Definition ................................................................................... 49
7.8.1.
Power ON/OFF SEQUENCE ......................................................................................... 49
7.8.2.
Power Levels ................................................................................................................. 50
Liquid Crystal Driver Power Circuit ................................................................ 51
7.9.1.
Voltage Regulator Circuits........................................................................................... 51
7.9.2.
Voltage Follower Circuits............................................................................................. 55
2/195
2009/10
ST7687S
7.9.3.
7.10
7.11
EEPROM Setting Flow .................................................................................................. 55
Frquency Temperature Gradient Compensation Coefficient .......................... 56
Reset Circuit .................................................................................................. 57
8. INSTRUCTIONS .....................................................................................58
8.1
Ver1.4
Instruction table.............................................................................................. 58
8.1.1.
NOP (00h)....................................................................................................................... 63
8.1.2.
SWRESET: Software Reset (01h) ................................................................................ 64
8.1.3.
RDDST: Read Display Status (09h) ............................................................................. 65
8.1.4.
RDDPM: Read Display Power Mode (0Ah) ................................................................. 67
8.1.5.
RDDMADCTR: Read Display MADCTR (0Bh)............................................................. 69
8.1.6.
RDDCOLMOD: Read Display Pixel Format (0Ch) ...................................................... 71
8.1.7.
RDDIM: Read Display Image Mode (0Dh) ................................................................... 73
8.1.8.
RDDSM: Read Display Signal Mode (0Eh).................................................................. 75
8.1.9.
SLPIN: Sleep In (10h).................................................................................................... 77
8.1.10.
SLPOUT: Sleep Out (11h)............................................................................................. 79
8.1.11.
PTLON: Partial Display Mode On (12h)....................................................................... 81
8.1.12.
NORON: Normal Display Mode On (13h) .................................................................... 82
8.1.13.
INVOFF: Display Inversion Off (20h)........................................................................... 83
8.1.14.
INVON: Display Inversion On (21h)............................................................................. 84
8.1.15.
APOFF: All Pixels Off (22h) (Only for Test Purposes) .............................................. 86
8.1.16.
APON: All Pixels On (23h) (Only for Test Purposes) ................................................ 88
8.1.17.
WRCNTR: Write Contrast (25h) ................................................................................... 90
8.1.18.
DISPOFF: Display Off (28h) ......................................................................................... 91
8.1.19.
DISPON: Display On (29h)............................................................................................ 93
8.1.20.
CASET: Column Address Set (2Ah) ............................................................................ 95
8.1.21.
RASET: Row Address Set (2Bh).................................................................................. 97
8.1.22.
RAMWR: Memory Write (2Ch) ..................................................................................... 99
8.1.23.
RAMRO : Memory Read (2EH) ................................................................................... 100
8.1.24.
PTLAR: Partial Area (30h) .......................................................................................... 102
8.1.25.
SCRLAR: Scroll Area (33h) ........................................................................................ 105
8.1.26.
TEOFF: Tearing Effect Line OFF (34h)...................................................................... 108
8.1.27.
TEON: Tearing Effect Line ON (35h) ......................................................................... 109
8.1.28.
MADCTR: Memory Data Access Control (36h) ........................................................ 111
8.1.29.
VSCSAD: Vertical Scroll Start Address of RAM (37h)............................................. 113
8.1.30.
IDMOFF: Idle Mode Off (38h)...................................................................................... 115
8.1.31.
IDMON: Idle Mode On (39h)........................................................................................ 116
8.1.32.
COLMOD: Interface Pixel Format (3Ah).................................................................... 118
8.1.33.
RDID: Read ID Value (DAh) ........................................................................................ 120
3/195
2009/10
ST7687S
8.1.34.
DutySet: Display Duty setting (B0H)......................................................................... 121
8.1.35.
FirstCom: First Com. Page address (B1H) ............................................................... 123
8.1.36.
OscDiv: FOSC Divider (B3H)...................................................................................... 125
8.1.37.
NLInvSet: N-Line control (B5H) ................................................................................. 126
8.1.38.
ComScanDir: Com/Seg Scan Direction for glass layout (B7H).............................. 127
8.1.39.
RMWIN: Read Modify Write control in (B8H)............................................................ 128
8.1.40.
RMWOUT: Read Modify Write control out (B9H) ..................................................... 129
8.1.41.
DispCompStep: Display Compensation Step (BDH) ............................................... 130
8.1.42.
VopSet: Vop set (C0H)................................................................................................ 131
8.1.43.
VopOfsetInc: Vop Increase 1 (C1H) .......................................................................... 132
8.1.44.
VopOfsetDec: Vop Decrease 1 (C2H)........................................................................ 133
8.1.45.
BiasSel: Bias Selection (C3H) ................................................................................... 135
8.1.46.
BstPmpXSel: Booster Setting (C4H)......................................................................... 137
8.1.47.
VgSorcSel: Vg source control (CBH)........................................................................ 139
8.1.48.
IDSet : ID setting (CCH) .............................................................................................. 140
8.1.49.
NASET: Analog circuit setting (D0H) ........................................................................ 141
8.1.50.
AutoLoadSet: EEPROM data auto re-load control (D7H)........................................ 142
8.1.51.
RDTstStatus: Read IC status (DEH) .......................................................................... 143
8.1.52.
EEPCIN: control EEPROM WR/ERS/RD (E0H) ......................................................... 144
8.1.53.
EEPCOUT: EEPROM control out (E1H) .................................................................... 145
8.1.54.
EEPWR: Write to EEPROM (E2H) .............................................................................. 146
8.1.55.
EEPRD: Read from EEPROM (E3H) .......................................................................... 147
8.1.56.
ROMSET: Programmable rom setting (E5H) ............................................................ 148
8.1.57.
LVMS: Low voltage mode setting (E8H) ................................................................... 149
8.1.58.
DispComStep2: Display Compensation Step2 (ECH) ............................................. 150
8.1.59.
FRMSEL: Frame Freq. in Temperature range (F0H) ................................................ 152
8.1.60.
FRM8SEL: Frame Freq. in Temperature range (idle-8 color) (F1H) ....................... 154
8.1.61.
TMPRNG: Temp. range set for Frame Freq. Adj. (F2H)........................................... 156
8.1.62.
TMPHYS: Temp. Hysteresis Set for Frame Freq. Adj. (F3H)................................... 158
8.1.63.
TEMPSEL: Temperature Gradient Compensation Coefficient Set (F4H) .............. 160
8.1.64.
THYS : Temperature detection threshold(F7H) ....................................................... 162
8.1.65.
Frame Set: Frame PWM Set (F9H)............................................................................. 163
8.1.66.
EEPANFSEL: EEPROM Function Selection (FAH) .................................................. 165
8.1.67.
EEPERS: Erase EEPROM (FBH) ................................................................................ 166
9. SPECIFICATIONS ................................................................................167
9.1
9.2
Absolute Maximum Ratings ......................................................................... 167
DC Characteristics ....................................................................................... 168
9.2.1.
Ver1.4
Basic Characteristics ................................................................................................. 168
4/195
2009/10
ST7687S
9.2.2.
Current Consumption (Bare die) ............................................................................... 169
10. TIMING CHARACTERISTICS...............................................................170
10.1
10.2
Parallel Interface Characteristics bus (8080-series MCU) ........................... 170
Parallel Interface Characteristics bus (6800-series MCU) ........................... 171
10.3
10.4
Serial Interface Characteristics (4-pin Serial)............................................... 172
Serial Interface Characteristics (3-pin Serial)............................................... 173
11. RESET TIMING.....................................................................................174
12. THE MPU INTERFACE (REFERENCE EXAMPLES) ...........................176
Ver1.4
5/195
2009/10
ST7687S
LIST OF FIGURES
Figure 1 Parallel Data Transfer Example Chart .................................................................. 32
Figure 2 Example of DDRAM and register access ............................................................. 36
Figure 3 Rolling Scroll Definition......................................................................................... 42
Figure 4 AC characteristics of Tearing Effect Signal ........................................................... 46
Figure 5 2-frame AC Driving Waveform (Duty Ratio: 1/128) ............................................... 47
Figure 6 N-Line Inversion Driving Waveform (N=10, Duty Ratio=1/128) ............................ 48
Figure 7 DC/DC Booster Block Diagram............................................................................. 51
Figure 8 Vop temperature compensation............................................................................ 53
Figure 9 V0 value control for different modules by loading EEPROM offset....................... 55
Figure 10 Frame rate temperature compensation .............................................................. 56
Ver1.4
6/195
2009/10
ST7687S
LIST OF TABLES
Table 1 Parallel / Serial Interface Mode .............................................................................. 31
Table 2 Parallel Data Transfer ............................................................................................ 31
Table 3 Frame Data Write Direction According to the MADCTR parameters (MV, MX and MY)
........................................................................................................................................... 39
Table4 constant table ............................................................................................................. 52
Ver1.4
7/195
2009/10
ST7687S
1. INTRODUCTION
The ST7687S is a driver & controller LSI for 65K color graphic dot-matrix liquid crystal display systems. It generates
384 Segment and 128 Common driver circuits. This chip is connected directly to a microprocessor, accepts Serial
Peripheral Interface (SPI) or 8-bit parallel display data and stores in an on-chip display data RAM. It performs display data
RAM read/write operation with no external operating clock to minimize power consumption. In addition, because it contains
power supply circuits necessary to drive liquid crystal, it is possible to make a display system with the fewest components.
Ver1.4
8/195
2009/10
ST7687S
2. FEATURES
Driver Output Circuits
On-chip Low Power Analog Circuit
♦ 384 segment outputs / 128 common outputs
♦ On-chip oscillator circuit
Applicable Duty Ratios
♦ Voltage converter (x2~x8) with internal capacitors.
♦ Various partial display
♦ Extremely Few Outsider Components.
♦ Partial window moving & data scrolling
♦ On-chip Voltage Regulator
Gray-Scale Display
♦ On-chip electronic contrast control function
♦ 4FRC & 31 PWM function circuit to display 64
♦ Voltage follower (LCD bias: 1/6~1/12)
Operating Voltage Range
gray-scale display
♦ Support 8 color mode (Idle mode)
♦ Supply Digital Voltage (VDD): 1.65 to 3.3V
On-chip Display Data RAM
♦ Supply Analog Voltage (VDD2~VDD5): 2.4 to 3.3V
♦ Capacity: 128 x 128 x 16 =262,144 bits
♦ LCD driving voltage (VOP = V0 - VSS): Max: 18V
Color support by Interface
LCD Driving Voltage
♦ 4k colors (RGB)=(444) mode
♦ Contrast Adjustment Value is stored in the Built-In
♦ 65K colors (RGB)=(565) mode
EEPROM for better display quality.
Microprocessor Interface
LCD Driving setting suggestion
♦ 8 bit parallel bi-directional interface with 6800-series or
♦ VOP = 14V, BIAS=1/9. (VDD=2.8V)
Package Type
8080-series
♦ 4-line serial interface
♦ Application for COG
♦ 3-line (9-bits) serial interface
Ver1.4
9/195
2009/10
ST7687S
3. ST7687S PAD ARRANGEMENT (COG)
Chip Size :
11586 um x 686 um
Bump Pitch :
149 COM27
……
135 VSS
134 Vgin
127 Vgin
126 Vgs
125 Vgout
124 Vgout
123 XV0in
122 XV0in
121 XV0in
120 XV0in
119 XV0s
118 XV0out
117 XV0out
116 V0out
115 V0out
114 V0s
199 COM127
200 DUMMY
212 DUMMY
213 SEG0
113 V0in
112 V0in
111 V0in
110 V0in
109 Vm
104 Vm
103 VSS2
94 VSS2
93 VDD2
86 VDD2
85 VDD5
80 VDD5
79 VDD4
78 VDD4
77 VDD3
76 VDD3
75 VREF
74 VSS4
73 VSS4
72 VSS4
71 VSS2
62 VSS2
61 VSS
60 VSS
59 VSS
58 VSS
PAD 136~148, 149~212, 213~596, 597~660 661~673 pitch=22um (min,
com/seg)
PAD 212~213, 596~597 pitch=110.88um ( com/seg)
PAD 1~7, 10~13, 32~38, 41~57, 59~135 pitch=80um (I/O)
PAD 14~29, pitch=120um(I/O)
PAD 8~9, 30~31, 39~40, pitch=49um(I/O)
PAD 7~8, 9~10, 31~32, 38~39, 40~41, pitch=64.5um(I/O)
PAD 57~58, 58~59=75.5um(I/O)
PAD 13~14, pitch=100um(I/O)
PAD 29~30, pitch=84.5um(I/O)
Bump Size :
PAD 136~673
PAD 14~29
Bump width=10.5um (min, com/seg)
Bump width=105um(I/O)
Bump space=11.5um (min, com/seg)
Bump space=15um(I/O)
Bump length=166.7um(min, com/seg)
Bump length=59um(I/O)
Bump area=1750.35um^2(com/seg)
Bump area=6195um^2
PAD 58
PAD 8~9, 30~31, 39~40
Bump width=56um(I/O)
Bump width=34um(I/O)
Bump space=15um(I/O)
Bump space=15um(I/O)
Bump length=59um(I/O)
Bump length=59um(I/O)
Bump area=3304um^2
Bump area=2006um^2
57 VSS
56 VSS1
55 VSS1
X
Y
(0,0)
54 VD1out
53 VD1out
52 VD1in
51 VD1in
50 VD1in
49 VD1in
48 VDD
47 VDD
46 VDD
45 VDD
44 TCAP
43 TE
42 /EXT
41 /CS
40 VDD
39 VSS
38 IF3
37 IF2
36 IF1
35 /RST
34 A0
33 RW_WR
32 E_RD
31 VDD
30 VSS
29 D15
PAD 1~7, 10~13, 32~38, 41~57, 59~135
Bump width=65um(I/O)
Bump space=15um(I/O)
Bump length=59um(I/O)
Bump area=3185um^2
ST7687S-G4-2 (Bump Height: 15 um, Hardness: 55HV)
ST7687S-G4-3 (Bump Height: 12 um, Hardness: 90HV)
28 D14
27 D13
Chip Thickness: 300 um
26 D12
25 D11
24 D10
23 D9
22 D8
Alignment mark
The center of alignment mark: see bellow Table
21 D7
20 D6
19 D5
18 D4
17 D3
16 D2
596 SEG383
15 D1
597 DUMMY
14 D0
13 RW_WR
12 VDD
11 A0
10 INTVD1
9 VDD
8 VSS
7 CLS
6 CL
609 DUMMY
610 COM126
5 VPP
4 VPP
3 VPP
2 VPP
1 VSS
……
660 COM26
Ver1.4
10/195
2009/10
ST7687S
4. PAD CENTER COORDINATES
PAD
NAME
X
Y
PAD
NAME
X
Y
1
VSS
-5582.5
-257.5
36
IF1
-2266.5
-257.5
2
VPP
-5502.5
-257.5
37
IF2
-2186.5
-257.5
3
VPP
-5422.5
-257.5
38
IF3
-2106.5
-257.5
4
VPP
-5342.5
-257.5
39
VSS
-2042
-257.5
5
VPP
-5262.5
-257.5
40
VDD
-1993
-257.5
6
CL
-5182.5
-257.5
41
/CS
-1928.5
-257.5
7
CLS
-5102.5
-257.5
42
/EXT
-1848.5
-257.5
8
VSS
-5038
-257.5
43
TE
-1768.5
-257.5
9
VDD
-4989
-257.5
44
TCAP
-1688.5
-257.5
10
INTVD1
-4924.5
-257.5
45
VDD
-1608.5
-257.5
11
A0
-4844.5
-257.5
46
VDD
-1528.5
-257.5
12
VDD
-4764.5
-257.5
47
VDD
-1448.5
-257.5
13
RW_WR
-4684.5
-257.5
48
VDD
-1368.5
-257.5
14
D0
-4584.5
-257.5
49
VD1in
-1288.5
-257.5
15
D1
-4464.5
-257.5
50
VD1in
-1208.5
-257.5
16
D2
-4344.5
-257.5
51
VD1in
-1128.5
-257.5
17
D3
-4224.5
-257.5
52
VD1in
-1048.5
-257.5
18
D4
-4104.5
-257.5
53
VD1out
-968.5
-257.5
19
D5
-3984.5
-257.5
54
VD1out
-888.5
-257.5
20
D6
-3864.5
-257.5
55
VSS1
-808.5
-257.5
21
D7
-3744.5
-257.5
56
VSS1
-728.5
-257.5
22
T1
-3624.5
-257.5
57
VSS
-648.5
-257.5
23
T2
-3504.5
-257.5
58
VSS
-573
-257.5
24
T3
-3384.5
-257.5
59
VSS
-497.5
-257.5
25
T4
-3264.5
-257.5
60
VSS
-417.5
-257.5
26
T5
-3144.5
-257.5
61
VSS
-337.5
-257.5
27
T6
-3024.5
-257.5
62
VSS2
-257.5
-257.5
28
T7
-2904.5
-257.5
63
VSS2
-177.5
-257.5
29
T8
-2784.5
-257.5
64
VSS2
-97.5
-257.5
30
VSS
-2700
-257.5
65
VSS2
-17.5
-257.5
31
VDD
-2651
-257.5
66
VSS2
62.5
-257.5
32
E_RD
-2586.5
-257.5
67
VSS2
142.5
-257.5
33
RW_WR
-2506.5
-257.5
68
VSS2
222.5
-257.5
34
A0
-2426.5
-257.5
69
VSS2
302.5
-257.5
35
/RST
-2346.5
-257.5
70
VSS2
382.5
-257.5
Ver1.4
11/195
2009/10
ST7687S
PAD
NAME
X
Y
PAD
NAME
X
Y
71
VSS2
462.5
-257.5
107
Vm
3342.5
-257.5
72
VSS4
542.5
-257.5
108
Vm
3422.5
-257.5
73
VSS4
622.5
-257.5
109
Vm
3502.5
-257.5
74
VSS4
702.5
-257.5
110
V0in
3582.5
-257.5
75
VREF
782.5
-257.5
111
V0in
3662.5
-257.5
76
VDD3
862.5
-257.5
112
V0in
3742.5
-257.5
77
VDD3
942.5
-257.5
113
V0in
3822.5
-257.5
78
VDD4
1022.5
-257.5
114
V0s
3902.5
-257.5
79
VDD4
1102.5
-257.5
115
V0out
3982.5
-257.5
80
VDD5
1182.5
-257.5
116
V0out
4062.5
-257.5
81
VDD5
1262.5
-257.5
117
XV0out
4142.5
-257.5
82
VDD5
1342.5
-257.5
118
XV0out
4222.5
-257.5
83
VDD5
1422.5
-257.5
119
XV0s
4302.5
-257.5
84
VDD5
1502.5
-257.5
120
XV0in
4382.5
-257.5
85
VDD5
1582.5
-257.5
121
XV0in
4462.5
-257.5
86
VDD2
1662.5
-257.5
122
XV0in
4542.5
-257.5
87
VDD2
1742.5
-257.5
123
XV0in
4622.5
-257.5
88
VDD2
1822.5
-257.5
124
Vgout
4702.5
-257.5
89
VDD2
1902.5
-257.5
125
Vgout
4782.5
-257.5
90
VDD2
1982.5
-257.5
126
Vgs
4862.5
-257.5
91
VDD2
2062.5
-257.5
127
Vgin
4942.5
-257.5
92
VDD2
2142.5
-257.5
128
Vgin
5022.5
-257.5
93
VDD2
2222.5
-257.5
129
Vgin
5102.5
-257.5
94
VSS2
2302.5
-257.5
130
Vgin
5182.5
-257.5
95
VSS2
2382.5
-257.5
131
Vgin
5262.5
-257.5
96
VSS2
2462.5
-257.5
132
Vgin
5342.5
-257.5
97
VSS2
2542.5
-257.5
133
Vgin
5422.5
-257.5
98
VSS2
2622.5
-257.5
134
Vgin
5502.5
-257.5
99
VSS2
2702.5
-257.5
135
VSS
5582.5
-257.5
100
VSS2
2782.5
-257.5
136
COM1
5642.23
-189.26
101
VSS2
2862.5
-257.5
137
COM3
5642.23
-167.26
102
VSS2
2942.5
-257.5
138
COM5
5642.23
-145.26
103
VSS2
3022.5
-257.5
139
COM7
5642.23
-123.26
104
Vm
3102.5
-257.5
140
COM9
5642.23
-101.26
105
Vm
3182.5
-257.5
141
COM11
5642.23
-79.26
106
Vm
3262.5
-257.5
142
COM13
5642.23
-57.26
Ver1.4
12/195
2009/10
ST7687S
PAD
NAME
X
Y
PAD
NAME
X
Y
143
COM15
5642.23
-35.26
179
COM87
5049.88
203.83
144
COM17
5642.23
-13.26
180
COM89
5027.88
203.83
145
COM19
5642.23
8.74
181
COM91
5005.88
203.83
146
COM21
5642.23
30.74
182
COM93
4983.88
203.83
147
COM23
5642.23
52.74
183
COM95
4961.88
203.83
148
COM25
5642.23
74.74
184
COM97
4939.88
203.83
149
COM27
5709.88
203.83
185
COM99
4917.88
203.83
150
COM29
5687.88
203.83
186
COM101
4895.88
203.83
151
COM31
5665.88
203.83
187
COM103
4873.88
203.83
152
COM33
5643.88
203.83
188
COM105
4851.88
203.83
153
COM35
5621.88
203.83
189
COM107
4829.88
203.83
154
COM37
5599.88
203.83
190
COM109
4807.88
203.83
155
COM39
5577.88
203.83
191
COM111
4785.88
203.83
156
COM41
5555.88
203.83
192
COM113
4763.88
203.83
157
COM43
5533.88
203.83
193
COM115
4741.88
203.83
158
COM45
5511.88
203.83
194
COM117
4719.88
203.83
159
COM47
5489.88
203.83
195
COM119
4697.88
203.83
160
COM49
5467.88
203.83
196
COM121
4675.88
203.83
161
COM51
5445.88
203.83
197
COM123
4653.88
203.83
162
COM53
5423.88
203.83
198
COM125
4631.88
203.83
163
COM55
5401.88
203.83
199
COM127
4609.88
203.83
164
COM57
5379.88
203.83
200
DUMMY
4587.88
203.83
165
COM59
5357.88
203.83
201
DUMMY
4565.88
203.83
166
COM61
5335.88
203.83
202
DUMMY
4543.88
203.83
167
COM63
5313.88
203.83
203
DUMMY
4521.88
203.83
168
COM65
5291.88
203.83
204
DUMMY
4499.88
203.83
169
COM67
5269.88
203.83
205
DUMMY
4477.88
203.83
170
COM69
5247.88
203.83
206
DUMMY
4455.88
203.83
171
COM71
5225.88
203.83
207
DUMMY
4433.88
203.83
172
COM73
5203.88
203.83
208
DUMMY
4411.88
203.83
173
COM75
5181.88
203.83
209
DUMMY
4389.88
203.83
174
COM77
5159.88
203.83
210
DUMMY
4367.88
203.83
175
COM79
5137.88
203.83
211
DUMMY
4345.88
203.83
176
COM81
5115.88
203.83
212
DUMMY
4323.88
203.83
177
COM83
5093.88
203.83
213
SEG0
4213
203.83
178
COM85
5071.88
203.83
214
SEG1
4191
203.83
Ver1.4
13/195
2009/10
ST7687S
PAD
NAME
X
Y
PAD
NAME
X
Y
215
SEG2
4169
203.83
251
SEG38
3377
203.83
216
SEG3
4147
203.83
252
SEG39
3355
203.83
217
SEG4
4125
203.83
253
SEG40
3333
203.83
218
SEG5
4103
203.83
254
SEG41
3311
203.83
219
SEG6
4081
203.83
255
SEG42
3289
203.83
220
SEG7
4059
203.83
256
SEG43
3267
203.83
221
SEG8
4037
203.83
257
SEG44
3245
203.83
222
SEG9
4015
203.83
258
SEG45
3223
203.83
223
SEG10
3993
203.83
259
SEG46
3201
203.83
224
SEG11
3971
203.83
260
SEG47
3179
203.83
225
SEG12
3949
203.83
261
SEG48
3157
203.83
226
SEG13
3927
203.83
262
SEG49
3135
203.83
227
SEG14
3905
203.83
263
SEG50
3113
203.83
228
SEG15
3883
203.83
264
SEG51
3091
203.83
229
SEG16
3861
203.83
265
SEG52
3069
203.83
230
SEG17
3839
203.83
266
SEG53
3047
203.83
231
SEG18
3817
203.83
267
SEG54
3025
203.83
232
SEG19
3795
203.83
268
SEG55
3003
203.83
233
SEG20
3773
203.83
269
SEG56
2981
203.83
234
SEG21
3751
203.83
270
SEG57
2959
203.83
235
SEG22
3729
203.83
271
SEG58
2937
203.83
236
SEG23
3707
203.83
272
SEG59
2915
203.83
237
SEG24
3685
203.83
273
SEG60
2893
203.83
238
SEG25
3663
203.83
274
SEG61
2871
203.83
239
SEG26
3641
203.83
275
SEG62
2849
203.83
240
SEG27
3619
203.83
276
SEG63
2827
203.83
241
SEG28
3597
203.83
277
SEG64
2805
203.83
242
SEG29
3575
203.83
278
SEG65
2783
203.83
243
SEG30
3553
203.83
279
SEG66
2761
203.83
244
SEG31
3531
203.83
280
SEG67
2739
203.83
245
SEG32
3509
203.83
281
SEG68
2717
203.83
246
SEG33
3487
203.83
282
SEG69
2695
203.83
247
SEG34
3465
203.83
283
SEG70
2673
203.83
248
SEG35
3443
203.83
284
SEG71
2651
203.83
249
SEG36
3421
203.83
285
SEG72
2629
203.83
250
SEG37
3399
203.83
286
SEG73
2607
203.83
Ver1.4
14/195
2009/10
ST7687S
PAD
NAME
X
Y
PAD
NAME
X
Y
287
SEG74
2585
203.83
323
SEG110
1793
203.83
288
SEG75
2563
203.83
324
SEG111
1771
203.83
289
SEG76
2541
203.83
325
SEG112
1749
203.83
290
SEG77
2519
203.83
326
SEG113
1727
203.83
291
SEG78
2497
203.83
327
SEG114
1705
203.83
292
SEG79
2475
203.83
328
SEG115
1683
203.83
293
SEG80
2453
203.83
329
SEG116
1661
203.83
294
SEG81
2431
203.83
330
SEG117
1639
203.83
295
SEG82
2409
203.83
331
SEG118
1617
203.83
296
SEG83
2387
203.83
332
SEG119
1595
203.83
297
SEG84
2365
203.83
333
SEG120
1573
203.83
298
SEG85
2343
203.83
334
SEG121
1551
203.83
299
SEG86
2321
203.83
335
SEG122
1529
203.83
300
SEG87
2299
203.83
336
SEG123
1507
203.83
301
SEG88
2277
203.83
337
SEG124
1485
203.83
302
SEG89
2255
203.83
338
SEG125
1463
203.83
303
SEG90
2233
203.83
339
SEG126
1441
203.83
304
SEG91
2211
203.83
340
SEG127
1419
203.83
305
SEG92
2189
203.83
341
SEG128
1397
203.83
306
SEG93
2167
203.83
342
SEG129
1375
203.83
307
SEG94
2145
203.83
343
SEG130
1353
203.83
308
SEG95
2123
203.83
344
SEG131
1331
203.83
309
SEG96
2101
203.83
345
SEG132
1309
203.83
310
SEG97
2079
203.83
346
SEG133
1287
203.83
311
SEG98
2057
203.83
347
SEG134
1265
203.83
312
SEG99
2035
203.83
348
SEG135
1243
203.83
313
SEG100
2013
203.83
349
SEG136
1221
203.83
314
SEG101
1991
203.83
350
SEG137
1199
203.83
315
SEG102
1969
203.83
351
SEG138
1177
203.83
316
SEG103
1947
203.83
352
SEG139
1155
203.83
317
SEG104
1925
203.83
353
SEG140
1133
203.83
318
SEG105
1903
203.83
354
SEG141
1111
203.83
319
SEG106
1881
203.83
355
SEG142
1089
203.83
320
SEG107
1859
203.83
356
SEG143
1067
203.83
321
SEG108
1837
203.83
357
SEG144
1045
203.83
322
SEG109
1815
203.83
358
SEG145
1023
203.83
Ver1.4
15/195
2009/10
ST7687S
PAD
NAME
X
Y
PAD
NAME
X
Y
359
SEG146
1001
203.83
395
SEG182
209
203.83
360
SEG147
979
203.83
396
SEG183
187
203.83
361
SEG148
957
203.83
397
SEG184
165
203.83
362
SEG149
935
203.83
398
SEG185
143
203.83
363
SEG150
913
203.83
399
SEG186
121
203.83
364
SEG151
891
203.83
400
SEG187
99
203.83
365
SEG152
869
203.83
401
SEG188
77
203.83
366
SEG153
847
203.83
402
SEG189
55
203.83
367
SEG154
825
203.83
403
SEG190
33
203.83
368
SEG155
803
203.83
404
SEG191
11
203.83
369
SEG156
781
203.83
405
SEG192
-11
203.83
370
SEG157
759
203.83
406
SEG193
-33
203.83
371
SEG158
737
203.83
407
SEG194
-55
203.83
372
SEG159
715
203.83
408
SEG195
-77
203.83
373
SEG160
693
203.83
409
SEG196
-99
203.83
374
SEG161
671
203.83
410
SEG197
-121
203.83
375
SEG162
649
203.83
411
SEG198
-143
203.83
376
SEG163
627
203.83
412
SEG199
-165
203.83
377
SEG164
605
203.83
413
SEG200
-187
203.83
378
SEG165
583
203.83
414
SEG201
-209
203.83
379
SEG166
561
203.83
415
SEG202
-231
203.83
380
SEG167
539
203.83
416
SEG203
-253
203.83
381
SEG168
517
203.83
417
SEG204
-275
203.83
382
SEG169
495
203.83
418
SEG205
-297
203.83
383
SEG170
473
203.83
419
SEG206
-319
203.83
384
SEG171
451
203.83
420
SEG207
-341
203.83
385
SEG172
429
203.83
421
SEG208
-363
203.83
386
SEG173
407
203.83
422
SEG209
-385
203.83
387
SEG174
385
203.83
423
SEG210
-407
203.83
388
SEG175
363
203.83
424
SEG211
-429
203.83
389
SEG176
341
203.83
425
SEG212
-451
203.83
390
SEG177
319
203.83
426
SEG213
-473
203.83
391
SEG178
297
203.83
427
SEG214
-495
203.83
392
SEG179
275
203.83
428
SEG215
-517
203.83
393
SEG180
253
203.83
429
SEG216
-539
203.83
394
SEG181
231
203.83
430
SEG217
-561
203.83
Ver1.4
16/195
2009/10
ST7687S
PAD
NAME
X
Y
PAD
NAME
X
Y
431
SEG218
-583
203.83
467
SEG254
-1375
203.83
432
SEG219
-605
203.83
468
SEG255
-1397
203.83
433
SEG220
-627
203.83
469
SEG256
-1419
203.83
434
SEG221
-649
203.83
470
SEG257
-1441
203.83
435
SEG222
-671
203.83
471
SEG258
-1463
203.83
436
SEG223
-693
203.83
472
SEG259
-1485
203.83
437
SEG224
-715
203.83
473
SEG260
-1507
203.83
438
SEG225
-737
203.83
474
SEG261
-1529
203.83
439
SEG226
-759
203.83
475
SEG262
-1551
203.83
440
SEG227
-781
203.83
476
SEG263
-1573
203.83
441
SEG228
-803
203.83
477
SEG264
-1595
203.83
442
SEG229
-825
203.83
478
SEG265
-1617
203.83
443
SEG230
-847
203.83
479
SEG266
-1639
203.83
444
SEG231
-869
203.83
480
SEG267
-1661
203.83
445
SEG232
-891
203.83
481
SEG268
-1683
203.83
446
SEG233
-913
203.83
482
SEG269
-1705
203.83
447
SEG234
-935
203.83
483
SEG270
-1727
203.83
448
SEG235
-957
203.83
484
SEG271
-1749
203.83
449
SEG236
-979
203.83
485
SEG272
-1771
203.83
450
SEG237
-1001
203.83
486
SEG273
-1793
203.83
451
SEG238
-1023
203.83
487
SEG274
-1815
203.83
452
SEG239
-1045
203.83
488
SEG275
-1837
203.83
453
SEG240
-1067
203.83
489
SEG276
-1859
203.83
454
SEG241
-1089
203.83
490
SEG277
-1881
203.83
455
SEG242
-1111
203.83
491
SEG278
-1903
203.83
456
SEG243
-1133
203.83
492
SEG279
-1925
203.83
457
SEG244
-1155
203.83
493
SEG280
-1947
203.83
458
SEG245
-1177
203.83
494
SEG281
-1969
203.83
459
SEG246
-1199
203.83
495
SEG282
-1991
203.83
460
SEG247
-1221
203.83
496
SEG283
-2013
203.83
461
SEG248
-1243
203.83
497
SEG284
-2035
203.83
462
SEG249
-1265
203.83
498
SEG285
-2057
203.83
463
SEG250
-1287
203.83
499
SEG286
-2079
203.83
464
SEG251
-1309
203.83
500
SEG287
-2101
203.83
465
SEG252
-1331
203.83
501
SEG288
-2123
203.83
466
SEG253
-1353
203.83
502
SEG289
-2145
203.83
Ver1.4
17/195
2009/10
ST7687S
PAD
NAME
X
Y
PAD
NAME
X
Y
503
SEG290
-2167
203.83
539
SEG326
-2959
203.83
504
SEG291
-2189
203.83
540
SEG327
-2981
203.83
505
SEG292
-2211
203.83
541
SEG328
-3003
203.83
506
SEG293
-2233
203.83
542
SEG329
-3025
203.83
507
SEG294
-2255
203.83
543
SEG330
-3047
203.83
508
SEG295
-2277
203.83
544
SEG331
-3069
203.83
509
SEG296
-2299
203.83
545
SEG332
-3091
203.83
510
SEG297
-2321
203.83
546
SEG333
-3113
203.83
511
SEG298
-2343
203.83
547
SEG334
-3135
203.83
512
SEG299
-2365
203.83
548
SEG335
-3157
203.83
513
SEG300
-2387
203.83
549
SEG336
-3179
203.83
514
SEG301
-2409
203.83
550
SEG337
-3201
203.83
515
SEG302
-2431
203.83
551
SEG338
-3223
203.83
516
SEG303
-2453
203.83
552
SEG339
-3245
203.83
517
SEG304
-2475
203.83
553
SEG340
-3267
203.83
518
SEG305
-2497
203.83
554
SEG341
-3289
203.83
519
SEG306
-2519
203.83
555
SEG342
-3311
203.83
520
SEG307
-2541
203.83
556
SEG343
-3333
203.83
521
SEG308
-2563
203.83
557
SEG344
-3355
203.83
522
SEG309
-2585
203.83
558
SEG345
-3377
203.83
523
SEG310
-2607
203.83
559
SEG346
-3399
203.83
524
SEG311
-2629
203.83
560
SEG347
-3421
203.83
525
SEG312
-2651
203.83
561
SEG348
-3443
203.83
526
SEG313
-2673
203.83
562
SEG349
-3465
203.83
527
SEG314
-2695
203.83
563
SEG350
-3487
203.83
528
SEG315
-2717
203.83
564
SEG351
-3509
203.83
529
SEG316
-2739
203.83
565
SEG352
-3531
203.83
530
SEG317
-2761
203.83
566
SEG353
-3553
203.83
531
SEG318
-2783
203.83
567
SEG354
-3575
203.83
532
SEG319
-2805
203.83
568
SEG355
-3597
203.83
533
SEG320
-2827
203.83
569
SEG356
-3619
203.83
534
SEG321
-2849
203.83
570
SEG357
-3641
203.83
535
SEG322
-2871
203.83
571
SEG358
-3663
203.83
536
SEG323
-2893
203.83
572
SEG359
-3685
203.83
537
SEG324
-2915
203.83
573
SEG360
-3707
203.83
538
SEG325
-2937
203.83
574
SEG361
-3729
203.83
Ver1.4
18/195
2009/10
ST7687S
PAD
NAME
X
Y
PAD
NAME
X
Y
575
SEG362
-3751
203.83
611
COM124
-4631.88
203.83
576
SEG363
-3773
203.83
612
COM122
-4653.88
203.83
577
SEG364
-3795
203.83
613
COM120
-4675.88
203.83
578
SEG365
-3817
203.83
614
COM118
-4697.88
203.83
579
SEG366
-3839
203.83
615
COM116
-4719.88
203.83
580
SEG367
-3861
203.83
616
COM114
-4741.88
203.83
581
SEG368
-3883
203.83
617
COM112
-4763.88
203.83
582
SEG369
-3905
203.83
618
COM110
-4785.88
203.83
583
SEG370
-3927
203.83
619
COM108
-4807.88
203.83
584
SEG371
-3949
203.83
620
COM106
-4829.88
203.83
585
SEG372
-3971
203.83
621
COM104
-4851.88
203.83
586
SEG373
-3993
203.83
622
COM102
-4873.88
203.83
587
SEG374
-4015
203.83
623
COM100
-4895.88
203.83
588
SEG375
-4037
203.83
624
COM98
-4917.88
203.83
589
SEG376
-4059
203.83
625
COM96
-4939.88
203.83
590
SEG377
-4081
203.83
626
COM94
-4961.88
203.83
591
SEG378
-4103
203.83
627
COM92
-4983.88
203.83
592
SEG379
-4125
203.83
628
COM90
-5005.88
203.83
593
SEG380
-4147
203.83
629
COM88
-5027.88
203.83
594
SEG381
-4169
203.83
630
COM86
-5049.88
203.83
595
SEG382
-4191
203.83
631
COM84
-5071.88
203.83
596
SEG383
-4213
203.83
632
COM82
-5093.88
203.83
597
DUMMY
-4323.88
203.83
633
COM80
-5115.88
203.83
598
DUMMY
-4345.88
203.83
634
COM78
-5137.88
203.83
599
DUMMY
-4367.88
203.83
635
COM76
-5159.88
203.83
600
DUMMY
-4389.88
203.83
636
COM74
-5181.88
203.83
601
DUMMY
-4411.88
203.83
637
COM72
-5203.88
203.83
602
DUMMY
-4433.88
203.83
638
COM70
-5225.88
203.83
603
DUMMY
-4455.88
203.83
639
COM68
-5247.88
203.83
604
DUMMY
-4477.88
203.83
640
COM66
-5269.88
203.83
605
DUMMY
-4499.88
203.83
641
COM64
-5291.88
203.83
606
DUMMY
-4521.88
203.83
642
COM62
-5313.88
203.83
607
DUMMY
-4543.88
203.83
643
COM60
-5335.88
203.83
608
DUMMY
-4565.88
203.83
644
COM58
-5357.88
203.83
609
DUMMY
-4587.88
203.83
645
COM56
-5379.88
203.83
610
COM126
-4609.88
203.83
646
COM54
-5401.88
203.83
Ver1.4
19/195
2009/10
ST7687S
PAD
NAME
X
Y
647
COM52
-5423.88
203.83
648
COM50
-5445.88
203.83
649
COM48
-5467.88
203.83
650
COM46
-5489.88
203.83
651
COM44
-5511.88
203.83
652
COM42
-5533.88
203.83
653
COM40
-5555.88
203.83
654
COM38
-5577.88
203.83
655
COM36
-5599.88
203.83
656
COM34
-5621.88
203.83
657
COM32
-5643.88
203.83
658
COM30
-5665.88
203.83
659
COM28
-5687.88
203.83
660
COM26
-5709.88
203.83
661
COM24
-5642.23
74.74
662
COM22
-5642.23
52.74
663
COM20
-5642.23
30.74
664
COM18
-5642.23
8.74
665
COM16
-5642.23
-13.26
666
COM14
-5642.23
-35.26
667
COM12
-5642.23
-57.26
668
COM10
-5642.23
-79.26
669
COM8
-5642.23 -101.26
670
COM6
-5642.23 -123.26
671
COM4
-5642.23 -145.26
672
COM2
-5642.23 -167.26
673
COM0
-5642.23 -189.26
Ver1.4
LMARK1
-5717.5
-267.5
LMARK2
5717.5
-267.5
20/195
2009/10
ST7687S
5. BLOCK DIAGRAM
TCAP
D0 to D15
TE
E_RD
RW_WR
A0
/CS
/RST
/EXT
INTVD1
IF3
IF2
IF1
2009/10
21/195
Ver1.4
ST7687S
6. PIN DESCRIPTION
6.1 Power Supply
Name
I/O
VDD
Supply
Power supply for logic circuit.
VDD2
Supply
Power supply for Booster circuit.
VDD3
Supply
Power supply for LCD.
VDD4
Supply
Power supply for LCD.
VDD5
Supply
Power supply for LCD.
VSS
Supply
Ground for logic circuit. Ground system should be connected together.
VSS1
Supply
Ground for OSC circuit. Ground system should be connected together.
VSS2
Supply
Ground for Booster circuit. Ground system should be connected together.
VSS4
Supply
Ground for LCD. Ground system should be connected together.
Ver1.4
Description
22/195
2009/10
ST7687S
6.2 LCD Power Supply Pins
Name
Description
I/O
Positive LCD driver supply voltages.
V0OUT
V0IN
V0OUT is the output voltage of V0 generated by ST7687S.
I/O
V0S
V0IN is the input pin of power supply to generate V0 voltage for LCD.
V0S is the input pin of power supply to sense the V0 voltage.
V0OUT 、V0IN & V0S should be connected together by FPC.
Negative LCD driver supply voltages.
XV0OUT
XV0IN
XV0OUT is the output voltage of XV0 generated by ST7687S.
I/O
XV0S
XV0IN is the input pin of power supply to generate XV0 voltage for LCD.
XV0S is the input pin of power supply to sense the XV0 voltage.
XV0OUT 、XV0IN & XV0S should be connected together by FPC.
Bias LCD driver supply voltages.
VgOUT is the output voltage of Vg generated by ST7687S.
VgIN is the input pin of power supply to generate Vg voltage for LCD.
VgS is the input pin of power supply to sense the Vg voltage.
VgOUT 、VgIN & VgS should be connected together by FPC.
Vm is the I/O pin of LCD bias supply voltage
VgOUT
Voltages should have the following relationship;
VgIN
I/O
VgS
V0 ＞ Vg ＞ Vm ＞ VSS ＞ XV0.
VDDA-0.7V＞Vm＞0.7V , 2 x VDDA≧Vg＞1.8V
Vm
When the internal power circuit is active, these voltages are generated as following table according
to the state of LCD bias.
LCD bias
Vg
Vm
1/N bias
(2/N) x V0
(1/N) x V0
NOTE: N = 6 to 12
Voltage regulator for digital circuit.
VD1out is voltage output from regulator circuit.
VD1in is voltage input to digital circuit.
VD1in and VD1out should be connected together by FPC.
VD1out
I/O
VD1in
Ver1.4
Typical VDDI
Tolerance
Capacitor of VD1 to VSS
Level of INTVD1
1.8V
1.65V~2V
Unnecessary
VSS
2.8V
2.6V~3V
Unnecessary
VSS
3.0V
2.8V~3.2V
necessary
VDD
3.3V
3V~3.6V
necessary
VDD
23/195
2009/10
ST7687S
6.3 System Control
Name
I/O
CLS
I
Description
Reserved for testing only.
Please fix this pin to VDD.
CL
I/O
Reserved for testing only. Leave this pin open.
VREF
O
Reference voltage output for monitor only. Left it opened.
TCAP
I/O
Test pin. Left it opens.
VPP
I
When writing EEPROM, it needs external power supply voltage 21V; the current of Ivpp must be more
than 4mA.
Typical VDDI
INTVD1
Ver1.4
I
Tolerance
Capacitor of VD1 to VSS
Level of INTVD1
1.8V
1.65V~2V
Unnecessary
VSS
2.8V
2.6V~3V
Unnecessary
VSS
3.0V
2.8V~3.2V
necessary
VDD
3.3V
3V~3.6V
necessary
VDD
24/195
2009/10
ST7687S
6.4 Microprocessor Interface
Name
I/O
/RST
I
Description
Reset input pin
When /RST is “L”, initialization is executed.
Parallel / Serial data input select input
IF[3:1]
IF3
IF2
IF1
MPU interface type
H
H
H
Reserved
H
H
L
80 series 8-bit parallel
H
L
H
Reserved
H
L
L
68 series 8-bit parallel
L
H
H
8-bit serial (4 line)
L
H
L
9-bit serial (3 line)
I
Note:
Refer to Table 1 for detail interface connections.
Chip select input pins
/CS
I
Data / Instruction I/O is enabled only when /CS is "L". When chip select is non-active, D0 to D7
become high impedance.
Register select input pin
In parallel interface:
A0 = "H": D0 to D7 or SI are display data
A0
I
A0 = "L": D0 to D7 or SI are control Command
In 3-line/4-line interface:
This pad will be used for SCL function.
RW_WR pin is only used in parallel interface.
MPU type
RW_WR
Description
Read / Write control input pin
6800-series
RW_WR
RW
I
Write status: RW = “L”.
Read status: RW = “H”.
Write enable clock input pin
8080-series
/WR
The data on D0 to D7 are latched at the rising
edge of the /WR signal.
When in t he serial interface, connect it to VDDI.
Ver1.4
25/195
2009/10
ST7687S
E_RD pin is only used in parallel interface.
MPU Type
E_RD
Description
Enable clock pin:
Write status: The data on D0 to D7 are latched at
6800-series
E_RD
E
the falling edge of the E signal.
Read status: The data on D0 to D7 are latched at
I
the rising edge of the E signal.
Read enable clock input pin
8080-series
/RD
The data on D0 to D7 are latched at the falling
edge of the /WR signal.
When in the serial interface, connect it to VDDI.
They connect to the standard 8-bit MPU bus via the 8bit bi-directional bus.
When the following interface is selected and the /CS pin is high, the following pins become high
impedance.
D7 to D0
TE
I/O
O
1.
In 3-line/4-line interface D0 pad will be used for SI function
2.
In 4-line interface D1 pad will be used for A0 function
3.
In Serial interface: unused pins are in the state of high impedance should connect to VDD.
Tearing effect output.
EEPROM burn-in control Pin.
There is a pull-high resistor between /EXT &VDD in ST7687S.
/EXT
I
When burning EEPROM, please add an external VSS on /EXT. (needs external power supply
voltage VPP=21V)
NOTE:
1.
Microprocessor interface pins should not be floating in any operation mode.
2.
Unused pin should connect to VDDI (Supply Digital Voltage).
Ver1.4
26/195
2009/10
ST7687S
6.5 LCD Driver Outputs
Name
I/O
Description
LCD segment driver outputs
The display data and the M signal control the output voltage of segment driver.
Segment driver output voltage
Display data
M (Internal)
Normal display
Reverse display
SEG0
to
H
H
Vg
VSS
H
L
VSS
Vg
L
H
VSS
Vg
L
L
Vg
VSS
VSS
VSS
O
SEG383
Sleep-In mode
LCD common driver outputs
The internal scanning data and M signal control the output voltage of common driver.
COM0
to
O
COM127
Scan data
M (Internal)
Common driver output voltage
H
H
XV0
H
L
V0
L
H
Vm
L
L
Vm
Sleep-In mode
DUMMY
Ver1.4
-
VSS
It’s reserved for test, do not connect ITO or any other electrical-conducted material with it.
27/195
2009/10
ST7687S
6.6 Test Pins
T1 to T8
-
Reserved for testing only. Please connect these pins to VDDI.
Driving Waveform
ST7687S I/O PIN ITO Resister Limitation
Pin Name
ITO Resister
VDD, VDD2~VDD5, VSS,VSS1,VSS2,VSS4,SI(in parallel interface is D0), VD1in, VD1out
<100Ω
V0IN, V0OUT, V0S ,XV0IN, XV0OUT ,XV0S , VgIN, VgOUT ,VgS ,Vm
<300Ω
VPP
<50Ω
A0, E_RD, RW_WR, /CS, D0(in parellel interface),D1, …D7, (SCL), TE, INTVD1
<1KΩ
/RST
<10KΩ
IF[3:1], CLS, /EXT
<1KΩ
TCAP, CL, VREF
Floating
NOTE:
1. Make sure that the ITO resistance of COM0 ~ COM127 is equal, and so is it of SEG0 ~ SEG383.
These limitations include the bottleneck of ITO layout.
2. ITO layout suggestion is shown as below:
Ver1.4
28/195
2009/10
ST7687S
Ver1.4
29/195
2009/10
ST7687S
7. FUNCTIONAL DESCRIPTION
7.1 Microprocessor Interface
Chip Select Input
/CS pin is chip selection. The ST7687S is active when /CS=L. In serial interface mode, the internal shift register and
the counter are reset when /CS=H.
Ver1.4
30/195
2009/10
ST7687S
7.2 Selecting Parallel / Serial Interface
ST7687S has four types of interfaces with an MPU, which are two serial and two parallel interfaces. These parallel or
serial interfaces are determined by IF pin as shown in Table 1.
I/F Mode
Pin Assignment
I/F Description
IF3
IF2
IF1
/CS
A0
E_RD
RW_WR
Used Data Bus
D1
D0
H
H
L
80 serial 8-bit parallel
/CS
A0
/RD
/WR
D7~D2
D1
D0
H
L
L
68 serial 8-bit parallel
/CS
A0
E
R/W
D7~D2
D1
D0
L
H
H
8-bit SPI mode (4 line)
/CS
SCL
--
--
--
A0
SI
L
H
L
9-bit SPI mode (3 line)
/CS
SCL
--
--
--
--
SI
Table 1 Parallel / Serial Interface Mode
7.2.1.
8-bit Parallel Interface
The ST7687S identifies the type of the data bus signals according to the combination of A0, /RD (E) and /WR (R/W)
signals, as shown in Table 2.
Common
6800-series
8080-series
Description
A0
R/W
E
/WR
/RD
H
H
↑
H
↓
Display data read out
H
H
↑
H
↓
Register status read
L
L
↓
↑
H
Instruction write
H
L
↓
↑
H
Display data write
Table 2 Parallel Data Transfer
Ver1.4
31/195
2009/10
ST7687S
Figure 1 Parallel Data Transfer Example Chart
Relation between Data Bus and Gradation Data
ST7687S offers 4096, 65K color display. When using 4096, 65K color display; you can specify color for each of R, G,
and B using the palette function. Use the command for switching between these modes.
(1) 4096-color display
(1-1) Type A 4096 color display
1. 8-bit mode
D7, D6, D5, D4, D3, D2, D1, D0: RRRRGGGG
1st-write
D7, D6, D5, D4, D3, D2, D1, D0: BBBBRRRR
2nd-write
D7, D6, D5, D4, D3, D2, D1, D0: GGGGBBBB
3rd-write
There are 3 write operations for 2 pixel data.
1st pixel data is written in the display data RAM when 2nd –write operation finishes, and 2nd pixel data is written in the
display data RAM when 3rd–write operation finishes.
(1-2) Type B 4096 color display
1. 8-bit mode
D7, D6, D5, D4, D3, D2, D1, D0: XXXXRRRR
D7, D6, D5, D4, D3, D2, D1, D0: GGGGBBBB
1st-write
2nd-write
There are 2 write operations for 1 pixel data.
1st pixel data is written in the display data RAM when 2nd –write operation finishes. “X” are ignored dummy bits.
(2) 65K color input mode
1. 8-bit mode
D7, D6, D5, D4, D3, D2, D1, D0: RRRRRGGG
D7, D6, D5, D4, D3, D2, D1, D0: GGGBBBBB
1st-write
2nd-write
There are 2 write operations for 1 pixel data.
1st pixel data is written in the display data RAM when 2nd –write operation finishes.
7.2.2.
8- and 9-bit Serial Interface
The 8-bit serial interface uses four pins /CS, SI, SCL, and A0 to write in commands and data. Meanwhile, the 9-bit
serial interface uses three pins /CS, SI and SCL for the same purpose.
Ver1.4
32/195
2009/10
ST7687S
Data read is not available in the serial interface. Data must write to IC with 8 bits for each time. The relation between
gray-scale data and data bus in the serial input is the same as that in the 8-bit parallel interface mode at every gradation.
(1) 8-bit serial interface (4-line)
th
When entering data (parameters): A0= HIGH at the rising edge of the 8 SCL.
th
When entering command: A0= LOW at the rising edge of the 8 SCL
When entering reading command:
(2) 9-bit serial interface (3-line)
st
When entering data (parameters): SI= HIGH at the rising edge of the 1 SCL.
Ver1.4
33/195
2009/10
ST7687S
st
When entering command: SI= LOW at the rising edge of the 1 SCL.
When entering reading command:
If /CS is set to HIGH while the 8 bits from D7 to D0 are entered, the data concerned is invalidated. Before entering
succeeding sets of data, you must correctly input the data concerned again.
In order to avoid data transfer error due to incoming noise, it is recommended to set /CS at HIGH on byte basis to
initialize the serial-to-parallel conversion counter and the register.
Ver1.4
34/195
2009/10
ST7687S
7.2.3.
8-bit and 9-bit Serial Interface Data Color Coding
8-bit serial interface (4-line)
R 5-bit, G 6-bit, B 5-bit, 65,536 colors
There is 1 pixel ( = 3 sub-pixels ) per 2 byte.
9-bit serial interface (3-line)
R 5-bit, G 6-bit, B 5-bit, 65,536 colors
There is 1 pixel ( = 3 sub-pixels ) per 2 byte.
Ver1.4
35/195
2009/10
ST7687S
7.3 Access to DDRAM and Internal Rrgisters
ST7687S realizes high-speed data transfer because the access from MPU is a sort of pipeline processing done via the
bus holder attached to the internal, requiring the cycle time alone without needing the wait time.
For example, when MPU writes data to the DDRAM, the data is once held by the bus holder and then written to the
DDRAM before the succeeding write cycle is started. When MPU reads data from the DDRAM, the first read cycle is
dummy and the bus holder holds the data read in the dummy cycle, and then it read from the bus holder to the system bus
in the succeeding read cycle. Figure 2 illustrates these relations.
In 80-series interface mode:
MPU signal
Read
Operation
A0
/WR
/RD
DATA
N
Dummy
D (N )
D (N +1)
Internal signals
/WR
/RD
INTERNAL LATCH
N
ADDRESS COUNTER
D (N )
D (N )
D (N +1)
D (N +2)
D (N +1)
D (N +2)
D (N +3)
Figure 2 Example of DDRAM and register access
Ver1.4
36/195
2009/10
ST7687S
7.4 Display Data RAM (DDRAM)
7.4.1.
DDRAM
It is 128 X 128 X 16 bits capacity RAM prepared for storing dot data. Refer to the following memory map for the RAM
configuration.
Memory Map
RGB alignment
Data control command
Column
(MADCTR) MX=0
(MADCTR) MX=1
Color
0
1
127
127
126
0
R
G
B
R
G
B
R
G
B
0
1
2
3
4
5
381
382
383
Data
Page
(MADCTR)
(MADCTR)
MY=0
MY=1
0
127
1
126
2
125
3
124
4
123
5
122
6
121
7
120
:
:
120
7
121
6
122
5
123
4
124
3
125
2
126
1
127
0
SEGout
You can change position of R and B with MADCTR command.
7.4.2.
Address Control
The address counter sets the addresses of the display data RAM for writing.
Data is written pixel into the RAM matrix of ST7687S. The data for one pixel or two pixels is collected (RGB 5-6-5-bit),
according to the data formats. As soon as this pixel-data information is complete, the “Write access” is activated on the
RAM. The locations of RAM are addressed by the address pointers. The address ranges are X=0 to X=127 (7Fh) and Y=0
to Y=127 (7Fh). Addresses outside these ranges are not allowed.
Before writing to the RAM, a window must be defined into which will be written. The window is programmable via the
Ver1.4
37/195
2009/10
ST7687S
command registers XS, YS designating the start address and XE, YE designating the end address.
For example the whole display contents will be written, the window is defined by the following values: XS=0 (0h) YS=0
(0h) and XE=127 (7Fh), YE=127 (7Fh).
In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y
wraps around to YS and X increments to address the next column. In horizontal addressing mode (MV=0), the X-address
increments after each byte, after the last X-address (X=XE), X wraps around to XS and Y increments to address the next
row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS). For
flexibility in handling a wide variety of display architectures, the commands “CASET, RASET” and “MADCTR”, define flags
MV, MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Table
3show the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data must be
rewritten to the display RAM.
For each image condition, the controls for the column and row counters apply as below:
Condition
Column Counter
When RAMWR command is accepted
Row Counter
Return to “Start
Return to “Start
Column (XS)”
Row (YS)”
Complete Pixel Read / Write action
Increment by 1
No change
The Column counter value is larger than “End Column (XE)”
Return to “Start
Increment by 1
Column (XS)”
The Column counter value is larger than “End Column (XE)” and
Return to “Start
Return to “Start
the Row counter value is larger than “End Row (YE)”
Column (XS)”
Row (YS)”
Ver1.4
38/195
2009/10
ST7687S
Display
MADCTR
Data
Parameter
Direction
MV
MX
MY
Normal
0
0
0
Y-Mirror
0
0
1
X-Mirror
0
1
0
X-Mirror
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Image in the Host
Image in the Driver
(MPU)
(DDRAM)
Y-Mirror
X-Y
Exchange
X-Y
Exchange
Y-Mirror
X-Y
Exchange
X-Mirror
X-Y
Exchange
X-Mirror
Y-Mirror
Table 3 Frame Data Write Direction According to the MADCTR parameters (MV, MX and MY)
Ver1.4
39/195
2009/10
ST7687S
7.4.3.
I/O Buffer Circuit
It is the bi-directional buffer used when MPU reads or writes the DDRAM. Since MPU’s read or write of DDRAM is
performed independently from data output to the display data latch circuit, asynchronous access to the DDRAM when the
LCD is turned on does not cause troubles such as flicking of the display images.
7.4.4.
Scroll Address Circuit
The circuit associates lines on DDRAM with COM output. ST7687S processes signals for the liquid crystal display on
1-line basis. Thus, when specifying a specific area in the area scroll display or partial display, you must designate it in line.
7.4.5.
Display data Latch Circuit
This circuit is used to temporarily hold display data to be output from the DDRAM to the SEG decoder circuit. Since
display normal/inverse and display on/off commands are used to control data in the latch circuit alone, they do not modify
data in the DDRAM.
7.4.6.
Normal Display On or Partial Mode On, Vertical Scroll Off
In this mode, contents of the frame memory within an area where column address is 00h to 7Fh and row address is
00h to 7Fh is displayed.
To display a dot on leftmost top corner, store the dot data at (column address, row address) = (0,0).
Ver1.4
40/195
SEG127
SEG126
SEG125
:
SEG124
:
:
:
SEG4
SEG3
SEG2
SEG1
SEG0
Example1) Normal Display On
2009/10
ST7687S
41/195
SEG126
SEG127
SEG125
:
SEG124
:
:
SEG4
:
SEG3
SEG2
SEG0
Ver1.4
SEG1
Example2) Partial Display On: PSL[6:0] = 04h, PEL[6:0] = 7Ch, MADCTR (ML)=0
2009/10
ST7687S
7.4.7.
7.4.7.1.
Vertical Scroll/Rolling Scroll
Rolling Scroll
There is just one types of vertical scrolling, which are determined by the commands “Vertical Scrolling Definition” (33h)
and “Vertical Scrolling Start Address” (37h).
Figure 3 Rolling Scroll Definition
When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) =128. In this case, ‘rolling’ scrolling is applied as
shown below. All the memory contents will be used.
Example1) Panel size=128 x 128, TFA =3, VSA=123, BFA=2, SSA=4, MADCTR ML=0: Rolling Scroll
Ver1.4
42/195
2009/10
ST7687S
Example2) Panel size=128 x 128, TFA =3, VSA=123, BFA=2, SSA=4, MADCTR ML=1: Rolling Scroll (TFA and BFA
are exchanged)
7.4.7.2.
Vertical Scroll Example
There are 2 types of vertical scrolling, which are determined by the commands “Vertical Scrolling Definition” (33h) and
“Vertical Scrolling Start Address” (37h).
Case 1: TFA + VSA + BFA<128
N/A. Do not set TFA + VSA + BFA<128. In that case, unexpected picture will be shown.
Case 2: TFA + VSA + BFA=128 (Rolling Scrolling)
Example1) When MADCTR parameter ML=”0”, TFA=0, VSA=128, BFA=0 and VSCSAD=40.
2
1
1
2
1
1
2
43/195
2
Ver1.4
2009/10
ST7687S
Ver1.4
44/195
3
2
1
1
1
2
3
3
2
1
3
2
Example2) When MADCTR parameter ML=”1”, TFA=10, VSA=118, BFA=0 and VSCSAD=30.
2009/10
ST7687S
7.4.8.
Tearing Effect Output Line
The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or
disabled by the Tearing Effect Line Off & On commands. The signal can be used by the MPU to synchronize Frame
Memory Writing when displaying video images.
7.4.8.1.
Tearing Effect Line Modes
Mode 1, the Tearing Effect Output signal consists of V-Sync (tVHD) information. It starts at 111th line signal and ends
at the 128th line signal. There is one high pulse during each frame.
Mode 2, the Tearing Effect Output signal consists of both H-Sync(tHDH) and V-Sync(tVDH) information. TE pin
outputs tHDH pulse on each COM scan signal. During 111th ~ 128th line signal, it output a high pulse which equals:
1 tHDH + 1 tVDH.
Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.
Ver1.4
45/195
2009/10
ST7687S
7.4.8.2.
Tearing Effect Line Timing
The Tearing Effect signal is described below:
Figure 4 AC characteristics of Tearing Effect Signal
Idle Mode Off (Frame Rate = 77Hz, Nline=0x00)
Symbol
Parameter
Min
Typ
Max
Unit
tVDL
Vertical Timing Low Duration
--
11.11
--
ms
tVDH
Vertical Timing High Duration
1
1.82
--
ms
tHDL
Horizontal Timing Low Duration
-
92
--
us
tHDH
Horizontal Timing High Duration
3
6
--
us
Description
Mode1
Mode2
Note: The signal’s rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.
Ver1.4
46/195
2009/10
ST7687S
7.5 Gray-Scale Display
ST7687S incorporates a 4FRC & 31 PWM function circuit to display a 64 gray-scale display.
7.6 Oscillation circuit
ST7687s is built-in an oscillator circuit. It provides internal clock without external resistor. This oscillator signal is used
in the voltage converter and display timing generation circuit.
7.7 Display Timing Generator Circuit
This circuit generates some signals to be used for displaying LCD. The display clock , which is generated by oscillation
clock, generates the clock for the line counter and the signal for the display data latch. The line address of on-chip RAM is
generated in synchronization with the display clock and the display data latch circuit latches the 128-bits display data in
synchronization with the display clock. The display data, which is read to the LCD driver, is completely independent of the
access to the display data RAM from the microprocessor. The display clock generates an LCD AC signal (M), which
enables the LCD driver to make an AC drive waveform, and also generates an internal common timing signal and start
signal to the common driver. The frame signal or the line signal changes the M by setting internal instruction. Driving
waveform and internal timing signal are shown in Figure 5.
Figure 5 2-frame AC Driving Waveform (Duty Ratio: 1/128)
Ver1.4
47/195
2009/10
ST7687S
Figure 6 N-Line Inversion Driving Waveform (N=10, Duty Ratio=1/128)
Ver1.4
48/195
2009/10
ST7687S
7.8 Power Level Definition
7.8.1.
Power ON/OFF SEQUENCE
NOTE: VDDI=VDD; VDDA=VDD2, VDD3, VDD4, VDD5
During power off, if LCD is in the Sleep Out mode, VDDA and VDDI must be powered down minimum 120msec after
/RST has been released.
During power off, if LCD is in the Sleep In mode, VDDI or VDDA can be powered down minimum 0msec after /RST
has been released.
/CS can be applied at any timing or can be permanently grounded. /RST has priority over /CS.
If /RST line is not held stable by host during Power On Sequence as defined in Sections case1 and case2, then it will
be necessary to apply a Hardware Reset (/RST) after Host Power On Sequence is complete to ensure correct operation.
Otherwise function is not guaranteed.
The power on/off sequence is illustrated below:
/RST line is held High or Unstable by Host at Power On
If /RST line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both
VDDA and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon
this hardware reset.
Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.
Ver1.4
49/195
2009/10
ST7687S
7.8.2.
Power Levels
6 level modes are defined they are in order of Maximum Power consumption to Minimum Power
Consumption:
1. Normal Mode On (full display), Idle Mode Off, Sleep Out:
In this mode, the display is able to show maximum 65K colors.
2. Partial Mode On, Idle Mode Off, Sleep Out:
In this mode part of the display is used with maximum 65K colors.
3. Normal Mode On (full display), Idle Mode On, Sleep Out:
In this mode, the full display area is used but with 8 colors.
4. Partial Mode On, Idle Mode On, Sleep Out:
In this mode, part of the display is used but with 8 colors.
5. Sleep In Mode:
In this mode, the DC:DC converter, internal oscillator and panel driver circuit are stopped. Only the MCU
interface and memory works with Digital VDD power supply. Contents of the memory are safe.
6. Power Off Mode:
In this mode, both Analog VDD and Digital VDDI are removed.
Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.
Ver1.4
50/195
2009/10
ST7687S
7.9 Liquid Crystal Driver Power Circuit
The Power Supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with low power
consumption and the fewest components. There are voltage converter circuits, voltage regulator circuits, and voltage
follower circuits. They are controlled by power control instruction. For details, refers to "Instruction Description".
Figure 7 shows the referenced combinations in using Power Supply circuits.
IC Internal
IC External
Booster 1
( x8 )
Booster 2
( x2 )
V0
Vg
1.0uF/25V
Non-Polar
VDD2
VSS2
VSS2
1.0uF/16V
Non-Polar
Booster 3
( -x8 )
XV0
Figure 7 DC/DC Booster Block Diagram
7.9.1.
Voltage Regulator Circuits
There is a built-in voltage regulator circuits in ST7687S for generating V0. After internal voltage is regulated by voltage
regulator circuit, V0 is generated. Detail explanation of V0 set is listed below:
7.9.1.1.
SET V0 (Temperatue = 24℃)
V0=a+{Vop[8:0]+Vop-offset[4:0]+(EV[6:0]-3Fh)}xb
(V)
Example:
Vop[8:0]=011010010
Vop-offset[4:0]=00000
EV[6:0]=0111111
V0=3.6 + { 210 + 0 + (63-63) } x 0.04 =12 (V)
a is a fixed constant value (see Table4).
b is a fixed constant value (see Table4).
Vop [8:0] is the programmed VOP value. The programming range for Vop[8:0] is 0 to 410 (19Ahex).
The range of contrast is 128 steps for fine tuning VOP.
Ver1.4
51/195
2009/10
ST7687S
SYMBOL
VALUE
UNIT
a
3.6
V
b
0.04
V
Table4 constant table
V0 restriction:
Because Vg should larger than 1.8V, ST7687s V0 value should be higher than 1.8 x Bias / 2 (V) and lower than 18V.
V0 value outside the available range is undefined. Users has to ensure while selecting the temperature compensation that
under all conditions and including all tolerances that the V0 voltage remains in the range.
V0 setting
Min
Max
5.4
18.00
6.3
18.00
7.2
18.00
8.1
18.00
9
18.00
9.9
18.00
10.8
18.00
Bias
1/6
1/7
1/8
1/9
1/10
1/11
1/12
inhibit V0 Range
Available V0 Range
1/12
1/11
Bias
1/10
1/9
1/8
1/7
1/6
0
2
4
6
8
10
12
14
16
18
20
V0(Voltage)
Ver1.4
52/195
2009/10
ST7687S
7.9.1.2.
SET V0 with temperature compensation
There are 16-line slope in each temperature steps and customer can select one line slope of temperature
compensation coefficiency for each temperature step. Each temperature step is 8oC. Please see Figure 8 as below.
Figure 8 Vop temperature compensation
In command TEMPSEL (see section 8.1.63) each MTx, where x=0, 1, 2,…, E, F, has a value between 0 and 15. MTx
= 0 results in 0V increment on V0, MTx = 1 results in Mx=5mV increment, …, MTx = 15 results in Mx=15x5mV=75mV
increment. Note that each MTx individually corresponds to a temperature interval; The relations between Mx and V0
quantity due to temperature V0(T) are described in the equations shown as follows:
Temperature range
Equation V0(V) at temperature=T℃
℃
-40℃ ℃ T ＜ -32℃
V0(T) = V0(T24)+ (-32-T)．M0 +( M1 + M2 + M3 + M4 + M5 + M6 + M7)．8
-32℃ ℃ T ＜ -24℃
V0(T) = V0(T24)+ (-24-T)．M1 +( M2 + M3 + M4 + M5 + M6 + M7)．8
-24℃ ℃ T ＜ -16℃
V0(T) = V0(T24)+ (-16-T)．M2 +( M3 + M4 + M5 + M6 + M7)．8
-16℃ ℃ T ＜ -8℃
V0(T) = V0(T24)+ (-8-T)．M3 +( M4 + M5 + M6 + M7)．8
-8℃ ℃ T ＜ 0℃
V0(T) = V0(T24)+ (0-T)．M4 +( M5 + M6 + M7)．8
0℃ ℃ T ＜ 8℃
V0(T) = V0(T24)+ (8-T)．M5 +( M6 + M7)．8
8℃ ℃ T ＜ 16℃
V0(T) = V0(T24)+ (16-T)．M6 + M7．8
16℃ ℃ T ＜ 24℃
V0(T) = V0(T24)+ (24-T)．M7
24℃ ℃ T ＜ 32℃
V0(T) = V0(T24)－(T-24)．M8
32℃ ℃ T ＜ 40℃
V0(T) = V0(T24)－(T-32)．M9－M8．8
40℃ ℃ T ＜ 48℃
V0(T) = V0(T24)－(T-40)．M10－(M9 + M8 )．8
48℃ ℃ T ＜ 56℃
V0(T) = V0(T24)－(T-48)．M11－(M10 + M9 + M8 )．8
56℃ ℃ T ＜ 64℃
V0(T) = V0(T24)－(T-56)．M12－(M11 + M10 + M9 + M8 )．8
64℃ ℃ T ＜ 72℃
V0(T) = V0(T24)－(T-64)．M13－(M12 + M11 + M10 + M9 + M8 )．8
72℃ ℃ T ＜ 80℃
V0(T) = V0(T24)－(T-72)．M14－(M13 + M12 + M11 + M10 + M9 + M8 )．8
80℃ ℃ T ＜ 88℃
V0(T) = V0(T24)－(T-80)．M15－( M14 + M13 + M12 + M11 + M10 + M9 + M8 )．8
Ver1.4
53/195
2009/10
ST7687S
Note:
Please make sure to avoid any kind of heating source closing to ST7687s such as back light, to prevent Vop is not anticipatve because of
temperature compensate circuit worked.
Ver1.4
54/195
2009/10
ST7687S
7.9.1.3.
V0 fine tuning
ST7687S has 2 commands for fine tuning V0. These commands are VopOfsetInc (see section 8.1.43) and
VopOfsetDec (see section 8.1.44). When writing VopOfsetInc into IC for each time, V0 would increase 40mV; when writing
VopOfsetDec into IC for each time, V0 would decrease 40mV.
Example:
Vop[8:0]=011010010
EV[6:0]=0111111
VopOfsetInc x2
→ V0=3.6 + { 210 + (63-63) } x 0.04 + 0.04x2 =12.08 (V)
7.9.2.
Voltage Follower Circuits
There is a build-in voltage follower circuits in ST7687S for generating Vg and Vm. These voltages are decided by
bias ratio selection circuitry which is set by users with software to control 1/6 to 1/12 bias ratios to match the optimum
display performance of LCD panel. Bias driving rule is listed below:
LCD bias
Vg
Vm
1/N bias
(2/N) x V0
(1/N) x V0
N=6 to 12
7.9.3.
EEPROM Setting Flow
ST7687S provides the Write and Read function to write the electronic control value and built-in resistance ratio into
built-in EEPROM, and then read them from it. Using the Write and Read functions, you can store these values appropriate
to each LCD panel. This function is very convenient for user in setting from some different panel’s voltage. But using this
function must attention the setting procedure. Please see the following diagram.
Figure 9 V0 value control for different modules by loading EEPROM offset
Note1: This setting flow is used for LCM assembler.
Note2: EEPROM shouldn’t be written without preceding loading correctly from EEPROM in order to avoid some errors during IC operation.
Note3: When writing value to EEPROM, the voltage of VPP must be 21V; the current of Ivpp must be more than 4mA.
Note4: If the EEPROM is exposed to a high temperature for hours, data in the memory cell may probably be lost before the data retention
guarantee period. To retain data in the memory cell, keep the memory cell below 90℃. The data retention guarantee period is specified
including the retention period.
Ver1.4
55/195
2009/10
ST7687S
7.10 Frquency Temperature Gradient Compensation Coefficient
ST7687S will auto-switch frame rate on different temperature such as Figure 10. TA, TB and TC are frame rate
switching temperatures which can be defined by customer with command TMPRNG(see section 8.1.61). FA, FB, FC and
FD are switched frame rate which also can be defined by customer with command FRMSEL (see section 8.1.56). The
frame rate range is from 38.5Hz to 170Hz.
When the temperature is in increasing state, frame rate changes to the higher step at TA/TB/TC+TH(℃). When the
temperature is in decreasing state, frame rate changes to the lower step at TA/TB/TC. For example: TC=10℃ and TH=5℃,
FC switches to FD at 15℃ but FD switches to FC at 10℃. Please take Figure 10 for reference.
Figure 10 Frame rate temperature compensation
Ver1.4
56/195
2009/10
ST7687S
7.11 Reset Circuit
The registers that are initialized are listed below.
Item
After Power On
After Software Reset
After Hardware Reset
Frame memory (RAM data)
Random
No Change
No Change
RDDPM
08h
08h
08h
RDDMADCTR
00h
No Change
00h
RDDCOLMOD
05h (16-Bit/Pixel)
No Change
05h (16-Bit/Pixel)
RDDIM
00h
00h
00h
RDDSM
00h
00h
00h
Sleep In/Out
In
In
In
Display mode (normal/partial)
Normal
Normal
Normal
Display Inversion On/Off
Off
Off
Off
All Pixel Off mode
Disable
Disable
Disable
All Pixel On mode
Disable
Disable
Disable
Contrast (EV)
3Fh
3Fh
3Fh
Display On/Off
Display Off
Display Off
Display Off
Column: Start Address (XS)
00h
Column: End Address (XE)
7Fh
00h
7Fh (when MV=0/1)
00h
7Fh
Row: Start Address (YS)
00h
Row: End Address (YE)
7Fh
00h
7Fh (when MV=0/1)
00h
7Fh
Partial: Start Address (PS)
00h
00h
00h
Partial: End Address (PE)
7Fh
7Fh
7Fh
Scroll: Top Fixed Area (TFA)
00h
00h
00h
Scroll: Scroll Area (VSA)
80h
80h
80h
Scroll: Bottom Fixed Area (BFA)
Memory Data Access Control
MY/MX/MV/ML/RGB)
00h
00h
00h
0/0/0/0/0
No Change
0/0/0/0/0
Scroll Start Address (SSA)
00h
00h
00h
Idle Mode On/Off
Off
Off
Off
ID
Set by customer
Set by customer
Set by customer
Drive Duty
7Fh
7Fh
7Fh
First Common
00h
00h
00h
FOSC Divider
No division
No division
No division
Vop
0D2h
0D2h
0D2h
Vop Offset increase/decrease
disable
disable
disable
Bias
1/9 Bias
1/9 Bias
1/9 Bias
Booster setting
8x
8x
8x
Booster Efficiency
01
01
01
EEPCIN
Frame Frequency in Normal
Color (FA/FB/FC/FD)
Frame Frequency in 8-Color
(Idle)(F8A/F8B/F8C/F8D)
Temperature Range
(TA/TB/TC)
0
0
0
48.5Hz/64.6Hz/64.6Hz/77.6Hz
48.5Hz/64.6Hz/64.6Hz/77.6Hz
48.5Hz/64.6Hz/64.6Hz/77.6Hz
48.5Hz/64.6Hz/64.6Hz/77.6Hz
48.5Hz/64.6Hz/64.6Hz/77.6Hz
48.5Hz/64.6Hz/64.6Hz/77.6Hz
-10℃/0℃/10℃
-10℃/0℃/10℃
-10℃/0℃/10℃
Temperature Hysteresis (TH)
4℃
4℃
4℃
Ver1.4
57/195
2009/10
ST7687S
8. INSTRUCTIONS
8.1 Instruction table
Command Table
Hex Command
A0
/RD /WR D7
D6
D5
D4
D3
D2
D1
D0
Function
Ref
(00h) NOP
0
1
0
0
0
0
0
0
0
0
0
No Operation
8.1.1
(01h) SWRESET
0
1
0
0
0
0
0
0
0
0
1
Software reset
8.1.2
(09h) RDDST
0
1
0
0
0
0
0
1
0
0
1
Read Display Status
8.1.3
-
1
0
1
-
-
-
-
-
-
-
-
Dummy read
-
1
0
1
ST31 ST30 ST29 ST28 ST27 ST26 ST25 ST24 (D31-D24)
-
1
0
1
ST23 ST22 ST21 ST20 ST19 ST18 ST17 ST16 (D23-D16)
-
1
0
1
ST15 ST14 ST13 ST12 ST11 ST10
ST9
ST8 (D15-D8)
-
1
0
1
ST7
ST6
ST5
ST4
ST3
ST2
ST1
ST0 (D7-D0)
0
1
0
0
0
0
0
1
0
1
0
Read Display Power Mode
-
1
0
1
-
-
-
-
-
-
-
-
Dummy read
-
1
0
1
D7
D6
D5
D4
D3
D2
0
0
-
0
1
0
0
0
0
0
1
0
1
1
Read Display MADCTR
-
1
0
1
-
-
-
-
-
-
-
-
Dummy read
-
1
0
1
D7
D6
D5
D4
D3
0
0
0
-
0
1
0
0
0
0
0
1
1
0
0
Read Display Pixel Format
-
1
0
1
-
-
-
-
-
-
-
-
Dummy read
-
1
0
1
0
0
0
0
0
D2
D1
D0
0
1
0
0
0
0
0
1
1
0
1
Read Display Image Mode
-
1
0
1
-
-
-
-
-
-
-
-
Dummy read
-
1
0
1
D7
0
D5
D4
D3
0
0
0
-
0
1
0
0
0
0
0
1
1
1
0
Read Display signal Mode
-
1
0
1
-
-
-
-
-
-
-
-
Dummy read
-
1
0
1
D7
D6
0
0
0
0
0
0
-
(10h) SLPIN
0
1
0
0
0
0
1
0
0
0
0
Sleep in & booster off
8.1.9
(11h) SLPOUT
0
1
0
0
0
0
1
0
0
0
1
Sleep out & booster on
8.1.10
(12h) PTLON
0
1
0
0
0
0
1
0
0
1
0
Partial mode on
8.1.11
(13h) NORON
0
1
0
0
0
0
1
0
0
1
1
Partial off (Normal)
8.1.12
(20h) INVOFF
0
1
0
0
0
1
0
0
0
0
0
Display inversion off (normal) 8.1.13
(21h) INVON
0
1
0
0
0
1
0
0
0
0
1
Display inversion on
8.1.14
All pixel off (Only for test
8.1.15
(22h) APOFF
0
1
0
0
0
1
0
0
0
1
0
(0Ah) RDDPM
(0Bh) RDDMADCTR
(0Ch) RDDCOLMOD
(0Dh) RDDIM
(0Eh) RDDSM
8.1.4
8.1.5
8.1.6
8.1.7
8.1.8
purpose)
All pixel on (Only for test
(23h) APON
0
1
0
0
0
1
0
0
0
1
8.1.16
1
purpose)
Ver1.4
58/195
2009/10
ST7687S
Command Table
Hex Command
(25h) WRCNTR
A0
/RD /WR D7
D6
D5
D4
D3
D2
D1
D0
1
Function
Ref
0
1
0
0
0
1
0
0
1
0
1
1
0
0
EV6
EV5
EV4
EV3
EV2
EV1
(28h) DISPOFF
0
1
0
0
0
1
0
1
0
0
0
Display off
8.1.18
(29h) DISPON
0
1
0
0
0
1
0
1
0
0
1
Display on
8.1.19
(2Ah) CASET
0
1
0
0
0
1
0
1
0
1
0
Column address set
8.1.20
1
1
0
0
XS6
XS5
XS4
XS3
XS2
XS1
XS0 X_ADR start: 0℃XS℃7Fh
1
1
0
0
XE6
XE5
XE4
XE3
XE2
XE1
XE0 X_ADR end: XS℃XE ℃7Fh
0
1
0
0
0
1
0
1
0
1
1
1
0
0
YS6
YS5
YS4
YS3
YS2
YS1
YS0 Y_ADR start: 0℃YS℃7Fh
1
1
0
0
YE6
YE5
YE4
YE3
YE2
YE1
YE0 Y_ADR end: YS℃YE℃7Fh
0
1
0
0
0
1
0
1
1
0
0
1
1
0
D7
D6
D5
D4
D3
D2
D1
D0
0
1
0
0
0
1
0
1
1
1
0
Memory Read
1
0
1
-
-
-
-
-
-
-
-
Dummy read
1
0
1
D7
D6
D5
D4
D3
D2
D1
D0
0
1
0
0
0
1
1
0
0
0
0
-
(2Bh) RASET
(2Ch) RAMWR
(2Eh) RAMRD
Write contrast
8.1.17
EV0 EV = 0 to 127
1
Row address set
8.1.21
Memory write
8.1.22
Write data
8.1.23
Partial start/end address
(30h) PTLAR
8.1.24
setting
-
1
1
0
0
PS6
PS5
PS4
PS3
PS2
PS1
PS0 Start address (0~127)
-
1
1
0
0
PE6
PE5
PE4
PE3
PE2
PE1
PE0 End address (0~127)
0
1
0
0
0
1
1
0
0
1
-
1
1
0
0
TFA6 TFA5 TFA4 TFA3 TFA2 TFA1 TFA0 TFA=0~128
-
1
1
0
0
VSA6 VSA5 VSA4 VSA3 VSA2 VSA1 VSA0 VSA=0~128
-
1
1
0
0
BFA6 BFA5 BFA4 BFA3 BFA2 BFA1 BFA0 BFA=0~128
(34h) TEOFF
0
1
0
0
0
1
1
0
1
0
0
Tearing effect line off
(35h) TEON
0
1
0
0
0
1
1
0
1
0
1
Tearing effect mode set & on 8.1.27
1
1
0
-
-
-
-
-
-
-
M
“0”: mode1, “1”: mode2
0
1
0
0
0
1
1
0
1
1
0
Memory data access control 8.1.28
1
1
0
MY
MX
MV
ML
RGB
-
-
-
-
0
1
0
0
0
1
1
0
1
1
1
Scroll start address of RAM
1
1
0
0
(38h) IDMOFF
0
1
0
0
0
1
1
1
0
0
0
Idle mode off
8.1.30
(39h) IDMON
0
1
0
0
0
1
1
1
0
0
1
Idle mode on
8.1.31
(3Ah) COLMOD
0
1
0
0
0
1
1
1
0
1
0
Interface pixel format
8.1.32
1
1
0
-
-
-
-
-
P2
P1
P0
0
1
0
1
1
0
1
1
0
1
0
(33h) SCRLAR
(36h) MADCTR
(37h) VSCSAD
(DAh) RDID
Ver1.4
1
Scroll Area
8.1.25
8.1.26
8.1.29
SSA6 SSA5 SSA4 SSA3 SSA2 SSA1 SSA0 SSA = 0~128
59/195
Interface format
Read ID
8.1.33
2009/10
ST7687S
Command Table
Hex Command
A0
/RD /WR D7
D6
D5
D4
D3
D2
D1
D0
-
-
1
0
1
-
-
-
-
-
-
-
-
1
0
1
0
0
0
0
0
0
ID1
0
1
0
1
0
1
1
0
0
0
0
1
1
0
Du7
Du6
Du5
Du4
Du3
Du2
Du1
Du0
0
1
0
1
0
1
1
0
0
0
1
1
1
0
--
F6
F5
F4
F3
F2
F1
F0
0
1
0
1
0
1
1
0
0
1
1
1
1
0
-
-
-
-
-
-
0
1
0
1
0
1
1
0
1
0
1
1
1
0
M
0
0
N4
N3
N2
N1
N0
0
1
0
1
0
1
1
0
1
1
1
(B0h) DutySet
(B1h) FirstCom
(B3h) OscDiv
(B5h) NLInvSet
(B7h) ComScanDir
Function
Ref
Dummy read
ID0 (D1-D0)
Display Duty setting
8.1.34
First Com. Page address
8.1.35
FOSC divider
8.1.36
N-line control
8.1.37
Com/Seg Scan Direction for
8.1.38
CLD1 CLD0
Glass layout
1
1
0
0
SMX
0
0
SBGR
0
0
0
(B8h) RmwIn
0
1
0
1
0
1
1
1
0
0
0
read modify write control IN
(B9h) RmwOut
0
1
0
1
0
1
1
1
0
0
1
read modify write control Out 8.1.40
(BDh) DispCompStep
0
1
0
1
0
1
1
1
1
0
1
Display Compensation Step
8.1.41
1
1
0
0
0
0
0
0
0
1
0
1
1
0
0
0
Vop setting
8.1.42
1
1
0
1
1
0
-
-
-
-
-
-
-
Vop8
(C1h) VopOfsetInc
0
1
0
1
1
0
0
0
0
0
1
+40mv/setp
8.1.43
(C2h) VopOfsetDec
0
1
0
1
1
0
0
0
0
1
0
-40mv/setp
8.1.44
(C3h) BiasSel
0
1
0
1
1
0
0
0
0
1
1
Bias selection
8.1.45
1
1
0
-
-
-
-
-
0
1
0
1
1
0
0
0
Booster setting
8.1.46
1
1
0
-
-
-
-
-
0
1
0
1
1
0
0
1
0
1
1
FV3 with Booster x2 control
8.1.47
1
1
0
-
-
-
-
-
-
-
2BT0
0
1
0
1
1
0
0
1
1
0
0
ID setting
8.1.48
1
1
0
0
0
0
0
0
0
ID1
ID0
0
1
0
1
1
0
1
0
0
0
0
Analog circuit setting
8.1.49
1
1
0
0
0
0
1
1
1
0
1
EEPROM data auto re-load
8.1.50
0
1
0
1
1
0
1
0
1
1
1
(C0h) VopSet
(C4h) BstBmpXSel
(CBh) VgSorcSel
(CCh) IDSet
(D0h) ANASET
(D7h) AutoLoadSet
8.1.39
Step2 Step1 Step0
0
0
0
Vop7 Vop6 Vop5 Vop4 Vop3 Vop2 Vop1 Vop0
Bias2 Bias1 Bias0
1
0
0
BST2 BST 1 BST0
control
1
Ver1.4
1
0
1
0
-
ARD
60/195
1
1
1
1
2009/10
ST7687S
Command Table
Hex Command
(DEh) RDTstStatus
(E0h) EEPCIN
A0
/RD /WR D7
D6
D5
D4
D3
D2
D1
D0
Function
0
1
0
1
1
0
1
1
1
1
0
read IC status
1
0
1
-
-
-
-
-
-
-
-
Dummy Read
1
0
1
RD7
RD6
RD5
RD4
RD3
RD2
RD1
RD0
0
1
0
1
1
1
0
0
0
0
0
1
1
0
0
0
0
0
0
0
0
Ref
8.1.51
EEPROM control in
8.1.52
WR/E
RS/RD
(E1h) EEPCOUT
0
1
0
1
1
1
0
0
0
0
1
EEPROM control out
8.1.53
(E2h) EEPWR
0
1
0
1
1
1
0
0
0
1
0
Write to EEPROM
8.1.54
(E3h) EEPRD
0
1
0
1
1
1
0
0
0
1
1
Read from EEPROM
8.1.55
(E5h) ROMSET
0
1
0
1
1
1
0
0
1
0
1
Programmable rom setting
8.1.56
1
1
0
0
0
0
0
1
1
1
1
0
1
0
1
1
1
0
1
0
0
0
Low voltage mode setting
8.1.57
1
1
0
1
0
0
0
1
1
0
1
1
1
0
0
0
0
0
1
1
0
1
1
1
0
0
0
0
1
1
1
0
0
0
1
0
1
0
1
1
1
1
0
1
1
1
0
0
0
0
0
0
1
0
1
1
1
1
(E8h) LVMS
(ECh) DispCompStep2
Display Compensation Step2 8.1.58
Step3 Step2 Step1 Step0
Frame Freq. in Temp range
(F0h) FRMSEL
0
0
0
8.1.59
0
A,B,C and D
1
1
0
-
-
-
DIVA
FA3
FA2
FA1
FA0
1
1
0
-
-
-
DIVB
FB3
FB2
FB1
FB0
1
1
0
-
-
-
DIVC FC3
FC2
FC1
FC0
1
1
0
-
-
-
DIVD FD3
FD2
FD1
FD0
0
1
0
1
1
1
0
0
1
Frame Freq. in Temp range
(F1h) FRM8SEL
1
0
8.1.60
A,B,C and D (idle)
(F2h) TMPRNG
(F3h) TMPHYS
Ver1.4
1
1
0
-
-
-
F8A4 F8A3 F8A2 F8A1 F8A0
1
1
0
-
-
-
F8B4 F8B3 F8B2 F8B1 F8B0
1
1
0
-
-
-
F8C4 F8C3 F8C2 F8C1 F8C0
1
1
0
-
-
-
F8D4 F8D3 F8D2 F8D1 F8D0
0
1
0
1
1
1
1
0
0
1
0
1
1
0
-
TA6
TA5
TA4
TA3
TA2
TA1
TA0
1
1
0
-
TB6
TB5
TB4
TB3
TB2
TB1
TB0
1
1
0
-
TC6
TC5
TC4
TC3
TC2
TC1
TC0
0
1
0
1
1
1
1
0
0
1
1
1
1
0
-
-
-
-
TH3
TH2
TH1
TH0
61/195
Temp range A,B and C
8.1.61
Hysteresis value set
8.1.62
2009/10
ST7687S
Command Table
Hex Command
(F4h) TEMPSEL
(F7h) THYS
A0
/RD /WR D7
1
D6
D5
D4
D3
D2
D1
D0
1
1
1
0
1
0
0
0
1
0
1
1
0
MT13 MT12 MT11 MT10 MT03 MT02 MT01 MT00
1
1
0
MT33 MT32 MT31 MT30 MT23 MT22 MT21 MT20
1
1
0
MT53 MT52 MT51 MT50 MT43 MT42 MT41 MT40
1
1
0
MT73 MT72 MT71 MT70 MT63 MT62 MT61 MT60
1
1
0
MT93 MT92 MT91 MT90 MT83 MT82 MT81 MT80
1
1
0
MTB3 MTB2 MTB1 MTB0 MTA3 MTA2 MTA1 MTA0
1
1
0
MTD3 MTD2 MTD1 MTD0 MTC3 MTC2 MTC1 MTC0
1
1
0
MTF3 MTF2 MTF1 MTF0 MTE3 MTE2 MTE1 MTE0
0
1
0
1
1
1
1
0
1
1
Function
Ref
TEMPSEL
8.1.63
Temperature detection
8.1.64
1
threshold
(F9h) Frame Set
(FAh) EEPANFSEL
(FBh) EEPERS
1
1
0
0
1
0
1
1
1
1
1
0
0
1
1
1
0
-
-
-
P14
P13
P12
P11
P10
1
1
0
-
-
-
P24
P23
P22
P21
P20
:
:
:
:
:
:
:
:
:
:
:
1
1
0
-
-
-
P154 P153 P152 P151 P150
1
1
0
-
-
-
P164 P163 P162 P161 P160
0
1
0
1
1
1
1
1
1
1
0
0
0
0
0
-
0
1
0
1
1
1
1
1
THYS7 THYS6 THYS5 THYS4 THYS3 THYS2 THYS1 THYS0
0
1
ERAE WRE
0
1
0
Set Frame RGB value
8.1.65
EEPROM function selection
8.1.66
Erase EEPROM
8.1.67
1
Note:
During Sleep In mode, these commands are updated immediately.
Read status (09H), Read Display Power Mode (0AH), Read Display MADCTR (0BH), Read Display Pixel Format (0CH), Read Display
Image Mode (0DH), Read Display Signal Mode (0EH) of these commands is updated immediately both in Sleep In mode and Sleep Out
mode
Ver1.4
62/195
2009/10
ST7687S
8.1.1.
NOP (00h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
NOP
0
1
0
0
0
0
0
0
0
0
0
(00h)
Parameter
No Parameter
This command is an empty command. It does not have effect on the display module.
Description
However it can be used to terminate RAM data write or read as described in RAMWR
(Memory Write), RAMRD (Memory Read) and parameter write commands.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Flow Chart
Ver1.4
Default Value
Power On Sequence
N/A
S/W Reset
N/A
H/W Reset
N/A
-
63/195
2009/10
ST7687S
8.1.2.
SWRESET: Software Reset (01h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
SWRESET
0
1
0
0
0
0
0
0
0
0
1
(01h)
Parameter
No Parameter
When the Software Reset command is written, it causes a software reset. It resets the
commands and parameters to their S/W Reset default values and all segment &
Description
common outputs are set to Vm (display off: blank display). (See default tables in each
command description)
Note: The Frame Memory contents are not affected by this command.
It will be necessary to wait 5msec before sending new command following software
reset. The display module loads all display suppliers’ factory default values to the
Restriction
registers during 5msec. If Software Reset is applied during Sleep Out mode, it will be
necessary to wait 120msec before sending Sleep Out command.
Software Reset command cannot be sent during Sleep Out sequence.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
N/A
S/W Reset
N/A
H/W Reset
N/A
Flow Chart
Ver1.4
64/195
2009/10
ST7687S
8.1.3.
RDDST: Read Display Status (09h)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RDDST
0
1
0
0
0
0
0
1
0
0
1
(09h)
Dummy Read
1
0
1
-
-
-
-
-
-
-
-
-
2nd parameter
1
0
1
ST31
ST30
ST29
ST28
ST27
ST26
ST25
ST24
-
3rd parameter
1
0
1
ST23
ST22
ST21
ST20
ST19
ST18
ST17
ST16
-
4th parameter
1
0
1
ST15
ST14
ST13
ST12
ST11
ST10
ST9
ST8
-
5th parameter
1
0
1
ST7
ST6
ST5
ST4
ST3
ST2
ST1
ST0
-
This command indicates the current status of the display as described in the table below:
Description
Bit
Value
ST31
Booster Voltage Status
“1”=Booster on, “0”=off
ST30
Row Address Order (MY)
“1”=Decrement, “0”=Increment
ST29
Column Address Order (MX)
“1”=Decrement, “0”=Increment
ST28
Row/Column Order (MV)
“1”= Row/column exchange (MV=1)
“0”= Normal (MV=0)
ST27
Scan Address Order (ML)
“1”=Decrement, “0”=Increment
ST26
RGB/BGR Order (RGB)
“1”=BGR, “0”=RGB
ST25
Not Used
“0”
ST24
Not Used
“0”
ST23
Not Used
Interface Color Pixel Format
Definition
“0”
“101” = 16-bit / pixel,
ST19
Idle Mode On/Off
“1” = On, “0” = Off
ST18
Partial Mode On/Off
“1” = On, “0” = Off
ST17
Sleep In/Out
“1” = Out, “0” = In
ST16
Display Normal Mode On/Off
“1” = Normal Display, “0” = Partial Display
ST15
Vertical Scrolling Status
“1” = Scroll on, “0” = Scroll off
ST14
Not Used
“0”
ST13
Inversion Status
“1” = On, “0” = Off
ST12
All Pixels On
“1” = all pixal on, “0” = normal display
ST11
All Pixels Off
“1” = all pixal off, “0” = normal display
ST10
Display On/Off
“1” = On, “0” = Off
ST9
Tearing effect line on/off
“1” = On, “0” = Off
ST8
Not Used
“0”
ST7
Not Used
“0”
ST6
Not Used
“0”
ST5
Tearing effect line mode
“0” = mode1, “1” = mode2
ST4
Not Used
“0”
ST3
Not Used
“0”
ST2
Not Used
“0”
ST22
ST21
ST20
Description
Ver1.4
65/195
2009/10
ST7687S
ST1
Not Used
“0”
ST0
Not Used
“0”
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value (ST[31:0])
Power On Sequence
0000 0000_0101 0001_0000 0000_0000 0000
S/W Reset
0xxx xx00_0xxx 0001_0000 0000_0000 0000
H/W Reset
0000 0000_0101 0001_0000 0000_0000 0000
Serial I/F Mode
Parallel I/F Mode
Read 09h
Read 09h
Legend
Dummy
Clock
Dummy
Read
Command
Parameter
Send 2nd
parameter
Send 2nd
parameter
Display
Flow Chart
Send 3rd
parameter
Send 3rd
parameter
Send 4th
parameter
Send 4th
parameter
Action
Mode
Sequential
transter
Send 5th
parameter
Ver1.4
Send 5th
parameter
66/195
2009/10
ST7687S
8.1.4.
RDDPM: Read Display Power Mode (0Ah)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RDDPM
0
1
0
0
0
0
0
1
0
1
0
(0Ah)
Dummy Read
1
0
1
-
-
-
-
-
-
-
-
-
2nd parameter
1
0
1
D7
D6
D5
D4
D3
D2
0
0
-
This command indicates the current status of the display as described in the table below:
Bit
Description
Description
Value
D7
Booster Voltage Status
“1”=Booster on, “0”=Booster off
D6
Idle Mode On/Off
“1” = Idle Mode On, “0” = Idle Mode Off
D5
Partial Mode On/Off
“1” = Partial Mode On, “0” = Partial Mode
D4
Sleep In/Out
“1” = Sleep Out, “0” = Sleep In
D3
Display Normal Mode On/Off
“1” = Normal Display, “0” = Partial Display
D2
Display On/Off
“1” = Display On, “0” = Display Off
D1
Not Used
“0”
D0
Not Used
“0”
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value (D[7:0])
Power On Sequence
00001000b (08h)
S/W Reset
00001000b (08h)
H/W Reset
00001000b (08h)
67/195
2009/10
ST7687S
Flow Chart
Ver1.4
68/195
2009/10
ST7687S
8.1.5.
RDDMADCTR: Read Display MADCTR (0Bh)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RDDMADCTR
0
1
0
0
0
0
0
1
0
1
1
(0Bh)
Dummy Read
1
0
1
-
-
-
-
-
-
-
-
-
2nd parameter
1
0
1
D7
D6
D5
D4
D3
0
0
0
-
This command indicates the current status of the display as described in the table below:
Bit
Description
Value
D7
Row Address Order (MY)
“1”=Decrement, “0”=Increment
D6
Column Address Order (MX)
D5
Row/Column Order (MV)
“1”=Decrement, “0”=Increment
“1”= Row/column exchange (MV=1)
“0”= Normal (MV=0)
D4
Scan Address Order (ML)
“1”=Decrement, “0”=Increment
D3
RGB/BGR Order (RGB)
“1”=BGR, “0”=RGB
D2
Not Used
“0”
D1
Not Used
“0”
D0
Not Used
“0”
Description
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value (D[7:0])
Power On Sequence
00h
S/W Reset
No change
H/W Reset
00h
69/195
2009/10
ST7687S
Flow Chart
Ver1.4
70/195
2009/10
ST7687S
8.1.6.
RDDCOLMOD: Read Display Pixel Format (0Ch)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RDDCOLMOD
0
1
0
0
0
0
0
1
1
0
0
(0Ch)
Dummy Read
1
0
1
-
-
-
-
-
-
-
-
-
2nd parameter
1
0
1
0
0
0
0
0
D2
D1
D0
-
This command indicates the current status of the display as described in the table below:
Bit
D7
Description
Description
Value
RGB Interface Color Format
“0” (Not Used)
D6
“0” (Not Used)
D5
“0” (Not Used)
D4
“0” (Not Used)
D3
Control Interface Color Format
D2
D1
“0”
“011”=12 bit/pixel (type A)
“100”=12 bit/pixel (type B)
“101”=16 bit/pixel
D0
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value (D[2:0])
Power On Sequence
16 bit/pixel
S/W Reset
No change
H/W Reset
16 bit/pixel
71/195
2009/10
ST7687S
Flow Chart
Ver1.4
72/195
2009/10
ST7687S
8.1.7.
RDDIM: Read Display Image Mode (0Dh)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RDDIM
0
1
0
0
0
0
0
1
1
0
1
(0Dh)
Dummy Read
1
0
1
-
-
-
-
-
-
-
-
-
2nd parameter
1
0
1
D7
0
D5
D4
D3
0
0
0
-
This command indicates the current status of the display as described in the table below:
Bit
Description
Description
Value
“1” = Vertical scrolling is On,
“0” = Vertical scrolling is Off,
D7
Vertical Scrolling On/Off
D6
Not Used
“0”
D5
Inversion On/Off
“1” = Inversion is On, “0” = Inversion is Off
D4
All Pixels On
“1” = All Pixels On, “0” = Normal Mode
D3
All Pixels Off
D2
Not Used
“1” = All Pixels Off, “0” = Normal Mode
“0”
“0”
“0”
D1
D0
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value (D[7:0])
Power On Sequence
00h
S/W Reset
00h
H/W Reset
00h
73/195
2009/10
ST7687S
Flow Chart
Ver1.4
74/195
2009/10
ST7687S
8.1.8.
RDDSM: Read Display Signal Mode (0Eh)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RDDSM
0
1
0
0
0
0
0
1
1
1
0
(0Eh)
Dummy Read
1
0
1
-
-
-
-
-
-
-
-
-
2nd parameter
1
0
1
D7
D6
0
0
0
0
0
0
-
This command indicates the current status of the display as described in the table below:
Bit
Description
Description
Value
D7
Tearing Effect Line On/Off
“1” = On, “0” = Off
D6
Tearing effect line mode
“0” = mode1, “1” = mode2
D5
Not Used
“0”
D4
Not Used
“0”
D3
Not Used
“0”
D2
Not Used
“0”
D1
Not Used
“0”
D0
Not Used
“0”
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value (D[7:0])
Power On Sequence
00h
S/W Reset
00h
H/W Reset
00h
75/195
2009/10
ST7687S
Flow Chart
Ver1.4
76/195
2009/10
ST7687S
8.1.9.
SLPIN: Sleep In (10h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
SLPIN
0
1
0
0
0
0
1
0
0
0
0
(10h)
Parameter
No Parameter
This command causes the LCD module to enter the minimum power consumption mode.
In this mode the DC/DC converter is stopped, Internal display oscillator is stopped, and panel
scanning is stopped.
Description
MCU interface and memory are still working and the memory keeps its contents
This command has no effect when module is already in sleep in mode. Sleep In Mode can only
be exit by the Sleep Out Command (11h).
Restriction
It will be necessary to wait 5msec before sending next command. This is to allow time for the
supply voltages and clock circuits to stabilize.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
Sleep in mode
S/W Reset
Sleep in mode
H/W Reset
Sleep in mode
77/195
2009/10
ST7687S
Flow Chart
Ver1.4
78/195
2009/10
ST7687S
8.1.10. SLPOUT: Sleep Out (11h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
SLPOUT
0
1
0
0
0
0
1
0
0
0
1
(11h)
Parameter
No Parameter
This command turns off sleep mode. In this mode the DC/DC converter is enabled, Internal
display oscillator is started, and panel scanning is started.
Description
This command has no effect when module is already in sleep out mode. Sleep Out Mode can
only be exit by the Sleep In Command (10h).
It will be necessary to wait 5msec before sending next command. This is to allow time for the
supply voltages and clock circuits to stabilize.
Restriction
The display module loads all display supplier’s factory default values to the registers during this
5msec and there cannot be any abnormal visual effect on the display image if factory default
and register values are same when this load is done and when the display module is already
Sleep Out –mode.
Status
Register
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Normal Mode On, Idle Mode On, Sleep Out
Yes
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Availability
Default Value
Power On Sequence
Sleep in mode
S/W Reset
Sleep in mode
H/W Reset
Sleep in mode
79/195
2009/10
ST7687S
Flow Chart
Ver1.4
80/195
2009/10
ST7687S
8.1.11. PTLON: Partial Display Mode On (12h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
PTLON
0
1
0
0
0
0
1
0
0
1
0
(12h)
Parameter
No Parameter
This command turns on Partial mode. The partial mode window is described by the Partial Area
command (30H)
Description
Exit from PTLON by Normal Display Mode On command (13H)
There is no abnormal visual effect during mode change between Normal mode On <-> Partial
mode On.
Restriction
This command has no effect when Partial mode is active.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Flow Chart
Ver1.4
Default Value
Power On Sequence
Partial mode off
S/W Reset
Partial mode off
H/W Reset
Partial mode off
See Partial Area (30h)
81/195
2009/10
ST7687S
8.1.12. NORON: Normal Display Mode On (13h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
NORON
0
1
0
0
0
0
1
0
0
1
1
(13h)
Parameter
No Parameter
This command returns the display to normal mode.
Normal display mode on means Partial mode off, Scroll mode Off.
Description
Exit from NORON by the Partial mode On command (12h)
There is no abnormal visual effect during mode change between Normal mode On <-> Partial
mode On.
Restriction
This command has no effect when Normal Display mode is active.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
Normal Mode On
S/W Reset
Normal Mode On
H/W Reset
Normal Mode On
See Partial Area and Vertical Scrolling Definition Descriptions for details of when to use this
Flow Chart
command
Ver1.4
82/195
2009/10
ST7687S
8.1.13. INVOFF: Display Inversion Off (20h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
INVOFF
0
1
0
0
0
1
0
0
0
0
0
(20h)
Parameter
No Parameter
This command is used to recover from display inversion mode.
This command makes no change of contents of frame memory.
This command does not change any other status.
Description
Restriction
This command has no effect when module is already inversion off mode.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
Display Inversion off
S/W Reset
Display Inversion off
H/W Reset
Display Inversion off
Display
Inversion On
Mode
Flow Chart
INVOFF
Display
Inversion Off
Mode
Ver1.4
83/195
2009/10
ST7687S
8.1.14. INVON: Display Inversion On (21h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
INVON
0
1
0
0
0
1
0
0
0
0
1
(21h)
Parameter
No Parameter
This command is used to enter into display inversion mode
This command makes no change of contents of frame memory.
This command does not change any other status.
To exit from Display Inversion On, the Display Inversion Off command (20h) should be written.
Description
Restriction
This command has no effect when module is already Inversion On mode.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
Display Inversion off
S/W Reset
Display Inversion off
H/W Reset
Display Inversion off
84/195
2009/10
ST7687S
Flow Chart
Ver1.4
85/195
2009/10
ST7687S
8.1.15. APOFF: All Pixels Off (22h) (Only for Test Purposes)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
APOFF
0
1
0
0
0
1
0
0
0
1
0
(22h)
Parameter
No Parameter
This command is only used for test purpose e.g. pixel response time (on/off) measurements on
the passive matrix display. Therefore, it is possible that this command is not used for final
product software.
All driver outputs become “Low” data state and display becomes black.
This command makes no change of contents of display memory.
This command does not change any other status.
Exit commands are “All Pixels On”, “Normal Display Mode On” and “Partial Display On”.
Description
The display is showing the contents of the frame memory after “Normal Display Mode On” and
“Partial Display On” commands.
Restriction
This command has no effect when module is already All Pixel Off mode.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
All pixel off mode disable
S/W Reset
All pixel off mode disable
H/W Reset
All pixel off mode disable
86/195
2009/10
ST7687S
Flow Chart
Ver1.4
87/195
2009/10
ST7687S
8.1.16. APON: All Pixels On (23h) (Only for Test Purposes)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
APON
0
1
0
0
0
1
0
0
0
1
1
(23h)
Parameter
No Parameter
This command is only used for test purpose e.g. pixel response time (on/off) measurements on
the passive matrix display. Therefore, it is possible that this command is not used for final
product software.
All driver outputs become “High” data state and display becomes white.
This command makes no change of contents of display memory.
This command does not change any other status.
Exit commands are “All Pixels On”, “Normal Display Mode On” and “Partial Display On”.
Description
The display is showing the contents of the frame memory after “Normal Display Mode On” and
“Partial Display On” commands.
Restriction
This command has no effect when module is already All Pixel On mode.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
All pixel on mode disable
S/W Reset
All pixel on mode disable
H/W Reset
All pixel on mode disable
88/195
2009/10
ST7687S
Flow Chart
Ver1.4
89/195
2009/10
ST7687S
8.1.17. WRCNTR: Write Contrast (25h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
WRCNTR
0
1
0
0
0
1
0
0
1
0
1
(25h)
Parameter
1
1
0
0
EV6
EV5
EV4
EV3
EV2
EV1
EV0
This command is used to fine tuning the contrast of the display. Parameter range is 00~7Fh. The
Description
contrast is not linear but the contrast adjustment is linear. Luminance is increasing from 00h to 7Fh.
00h is presenting dark end and 7Fh is presenting bright end.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
3Fh
S/W Reset
3Fh
H/W Reset
3Fh
Legend
Command
WRCNTR
Parameter
Display
Flow Chart
EV[7:0]
Action
Mode
New
Contrast
Value
Loaded
Ver1.4
90/195
Sequential
transter
2009/10
ST7687S
8.1.18. DISPOFF: Display Off (28h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
DISPOFF
0
1
0
0
0
1
0
1
0
0
0
(28h)
Parameter
No Parameter
This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame
Memory disables and blank page inserted.
This command makes no change of contents of frame memory.
This command does not change any other status.
There will be no abnormal visible effect on the display.
Exit from this command by Display On (29h)
Description
Restriction
This command has no effect when module is already in Display Off mode.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
Display off
S/W Reset
Display off
H/W Reset
Display off
91/195
2009/10
ST7687S
Display On
Mode
Flow Chart
DISPOFF
Display Off
Mode
Ver1.4
92/195
2009/10
ST7687S
8.1.19. DISPON: Display On (29h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
DISPON
0
1
0
0
0
1
0
1
0
0
1
(29h)
Parameter
No Parameter
Turn on the display screen according to the current display data RAM content and the display
timing and setting.
This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is
enabled.
This command makes no change of contents of frame memory.
This command does not change any other status.
Description
Restriction
This command has no effect when module is already in Display On mode.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
Display off
S/W Reset
Display off
H/W Reset
Display off
93/195
2009/10
ST7687S
Display Off
Mode
Flow Chart
DISPON
Display On
Mode
Ver1.4
94/195
2009/10
ST7687S
8.1.20. CASET: Column Address Set (2Ah)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
CASET
0
1
0
0
0
1
0
1
0
1
0
(2Ah)
1st Parameter
1
1
0
0
XS6
XS5
XS4
XS3
XS2
XS1
XS0
2nd Parameter
1
1
0
0
XE6
XE5
XE4
XE3
XE2
XE1
XE0
This command is used to define area of frame memory where MCU can access.
This command makes no change on the other driver status.
The value of XS [7:0] and XE [7:0] are referred when RAMWR command comes.
Each value represents one column line in the Frame Memory.
Description
XS [6:0] always must be equal to or less than XE [6:0]
Restriction
When XS [6:0] or XE [6:0] is greater than 7Fh, data of out of range will be ignored.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Default Value
Status
XS [6:0]
Default
Ver1.4
XE [6:0]
Power On Sequence
00h
7Fh
S/W Reset
00h
7Fh
H/W Reset
00h
7Fh
95/195
2009/10
ST7687S
CASET
1st parameter
XS[6:0]
2nd parameter
XE[6:0]
Legend
PASET
Flow Chart
1st parameter
YS[6:0]
2nd parameter
YE[6:0]
Command
Parameter
Display
RAMWR
Action
Image Data
D1[7:0],D2[7:0]
…….Dn[7:0]
Mode
Sequential
transter
Any Command
Ver1.4
96/195
2009/10
ST7687S
8.1.21. RASET: Row Address Set (2Bh)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RASET
0
1
0
0
0
1
0
1
0
1
1
(2Bh)
1st Parameter
1
1
0
0
YS6
YS5
YS4
YS3
YS2
YS1
YS0
2nd Parameter
1
1
0
0
YE6
YE5
YE4
YE3
YE2
YE1
YE0
This command is used to define area of frame memory where MCU can access.
This command makes no change on the other driver status.
The value of YS [6:0] and YE [6:0] are referred when RAMWR command comes.
Each value represents one column line in the Frame Memory.
Description
YS [6:0] always must be equal to or less than YE [6:0]
Restriction
When YS [6:0] or YE [6:0] is greater than 7Fh, data of out of range will be ignored.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Default Value
Status
XS [6:0]
Default
Ver1.4
XE [6:0]
Power On Sequence
00h
7Fh
S/W Reset
00h
7Fh
H/W Reset
00h
7Fh
97/195
2009/10
ST7687S
CASET
1st parameter
XS[6:0]
2nd parameter
XE[6:0]
Legend
Command
Flow Chart
PASET
Parameter
1st parameter
YS[6:0]
2nd parameter
YE[6:0]
Display
Action
RAMWR
Image Data
D1[7:0],D2[7:0]
…….Dn[7:0]
Mode
Sequential
transter
Any Command
Ver1.4
98/195
2009/10
ST7687S
8.1.22. RAMWR: Memory Write (2Ch)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RAMWR
0
1
0
0
0
1
0
1
1
0
0
(2Ch)
Write D1[7:0]
1
1
0
D7
D6
D5
D4
D3
D2
D1
D0
-
:
1
1
0
:
:
:
:
:
:
:
:
-
Write Dn[7:0]
1
1
0
D7
D6
D5
D4
D3
D2
D1
D0
-
This command is used to transfer data MCU to frame memory.
This command makes no change to the other driver status.
When this command is accepted, the column register and the row register are reset to the Start
Description
Column/Start Row positions.
The Start Column/Start Row positions are different in accordance with MADCTR setting. Then D
[7:0] is stored in frame memory and the column register and the row register incremented.
Frame Write can be canceled by sending any other command.
Restriction
In all color modes, there is no restriction on length of parameters.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
Contents of memory is set randomly
S/W Reset
Contents of memory is remained
H/W Reset
Contents of memory is remained
Flow Chart
Ver1.4
99/195
2009/10
ST7687S
8.1.23. RAMRO : Memory Read (2EH)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
HEX
RAMRO
0
1
0
0
0
1
0
1
1
1
0
(2Eh)
Dummy read
1
0
1
x
x
x
x
x
x
x
x
-
2nd parameter
1
0
1
D17
D16
D15
D14
D13
D12
D11
D10
00H ~ FFH
…
1
0
1
Dx7
Dx6
Dx5
Dx4
Dx3
Dx2
Dx1
Dx0
00H ~ FFH
1
0
1
Dn7
Dn6
Dn5
Dn4
Dn3
Dn2
Dn1
Dn0
00H ~ FFH
(N+1)th
parameter
This command is used to transfer data from frame memory to MCU. When this command is accepted,
the column register and the page register are reset to the Start Column/Start Page positions. The Start
Description
Column/Start Page positions are different in accordance with MADCTR setting. Then D[7:0] is read
back from the frame memory and the column register and the page register incremented. Frame Read
can be stopped by sending any other command.
In all color modes, the Frame Read is always 16bit so there is no restriction on length of parameters.
Restriction
Note: Memory Read is only possible via the Parallel Interface.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In or Booster Off
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
Contents of memory is set randomly
S/W Reset
Contents of memory is not cleared
H/W Reset
Contents of memory is not cleared
100/195
2009/10
ST7687S
Legend
RAMRD
Command
Parameter
Dummy
Display
Flow Chart
Action
Image Data
D1[7:0],D2[7:0]
……..Dn[7:0]
Mode
Sequential
transter
Any Command
Ver1.4
101/195
2009/10
ST7687S
8.1.24. PTLAR: Partial Area (30h)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
PTLAR
0
1
0
0
0
1
1
0
0
0
0
(30h)
1st Parameter
1
1
0
0
PS6
PS5
PS4
PS3
PS2
PS1
PS0
-
2nd Parameter
1
1
0
0
PE6
PE5
PE4
PE3
PE2
PE1
PE0
-
This command defines the partial mode’s display area. There are 2 parameters associated with
this command, the first defines the Start Line (PS) and the second the End Line (PE), as
illustrated in the figures below. PS and PE refer to the Frame Memory Line counter.
If End Line > Start Line when MADCTR ML=0:
Description
If End Line > Start Line when MADCTR ML=1:
If End Line < Start Line when MADCTR ML=0:
Ver1.4
102/195
2009/10
ST7687S
* Row1: Frame memory row address 1.
If End Line = Start Line then the Partial Area will be one line deep.
PS[6:0] and PE[6:0] are based on line unit.
Restriction
PS[6:0]=00h, 01h, 02h, 03h, … , 7Fh
PE[6:0]= 00h, 01h, 02h, 03h, … , 7Fh
Status
Register
Availability
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Normal Mode On, Idle Mode On, Sleep Out
Yes
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Default Value
Status
PS[6:0]
Default
Ver1.4
PE[6:0]
Power On Sequence
00h
7Fh
S/W Reset
00h
7Fh
H/W Reset
00h
7Fh
103/195
2009/10
ST7687S
Flow Chart
Ver1.4
104/195
2009/10
ST7687S
8.1.25. SCRLAR: Scroll Area (33h)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
SCRLAR
0
1
0
0
0
1
1
0
0
1
1
(33h)
1st parameter
1
1
0
TFA7 TFA6 TFA5 TFA4 TFA3 TFA2 TFA1 TFA0
-
2nd parameter
1
1
0
VSA7 VSA6 VSA5 VSA4 VSA3 VSA2 VSA1 VSA0
-
3rd parameter
1
1
0
BFA7 BFA6 BFA5 BFA4 BFA3 BFA2 BFA1 BFA0
-
This command just defines the Vertical Scrolling Area of the display and not performs vertical scroll.
When MADCTR ML=0
The 1st parameter TFA [7:0] describes the Top Fixed Area (in No. of lines from Top of the Frame
Memory and Display).
The 2nd parameter VSA [7:0] describes the height of the Vertical Scrolling Area (in No. of lines of the
Frame Memory [not the display] from the Vertical Scrolling Start Address) The first line appears
immediately after the bottom most line of the Top Fixed Area.
The 3rd parameter BFA [7:0] describes the Bottom Fixed Area (in No. of lines from Bottom of the
Frame Memory and Display).
Description
TFA, VSA and BFA refer to the Frame Memory Line Pointer.
Restriction
The condition is (TFA+VSA+BFA) = 128, otherwise Scrolling mode is undefined.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Ver1.4
105/195
2009/10
ST7687S
Default Value
Status
TFA [7:0]
Default
VSA [7:0]
BFA [7:0]
Power On Sequence
00h
80h
00h
S/W Reset
00h
80h
00h
H/W Reset
00h
80h
00h
Flow Chart
NOTE: The Frame Memory Window size must be defined correctly otherwise undesirable image will be displayed.
Ver1.4
106/195
2009/10
ST7687S
Flow Chart
NOTE: Scroll Mode can be exit by both the Normal Display Mode On(13h) and Partial Mode On (12h) commands.
Ver1.4
107/195
2009/10
ST7687S
8.1.26. TEOFF: Tearing Effect Line OFF (34h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
TEOFF
0
1
0
0
0
1
1
0
1
0
0
(34h)
Parameter
No Parameter
This command is used to turn OFF (Active Low) the Tearing Effect output signal from the TE
Description
signal line.
Restriction
This command has no effect when Tearing Effect output is already OFF.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
Tearing effect off
S/W Reset
Tearing effect off
H/W Reset
Tearing effect off
Flow Chart
Ver1.4
108/195
2009/10
ST7687S
8.1.27. TEON: Tearing Effect Line ON (35h)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
TEON
0
1
0
0
0
1
1
0
1
0
1
(35h)
Parameter
1
1
0
-
-
-
-
-
-
-
M
This command is used to turn ON the Tearing Effect output signal from the TE signal line. This output is
not affected by changing MADCTR bit ML.
The Tearing Effect Line On has one parameter, which describes the mode of the Tearing Effect
Output Line. (“-“=Don’t Care).
When M=0:
The Tearing Effect Output Line consists of V-Blanking information only:
Description
When M=1:
The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:
See section 7.4.8 for more information.
Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active Low.
Restriction
This command has no effect when Tearing Effect output is already OFF.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
Tearing effect off & M=0
S/W Reset
Tearing effect off & M=0
H/W Reset
Tearing effect off & M=0
109/195
2009/10
ST7687S
Flow Chart
Ver1.4
110/195
2009/10
ST7687S
8.1.28. MADCTR: Memory Data Access Control (36h)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
MADCTR
0
1
0
0
0
1
1
0
1
1
0
(36h)
Parameter
1
1
0
MY
MX
MV
ML
RGB
-
-
-
-
This command defines read/write scanning direction of frame memory.
This command makes no change on the other driver status.
Note: ML affects to Partial Area (30h), Vertical Scrolling Definition (33h), Vertical Scrolling Start
address (37h), Partial On (12h) commands
Bit Assignment
Bit
NAME
DESCRIPTION
MY
ROW ADDRESS ORDER
These 3bits controls MCU to memory write/read direction.
MX
COLUMN ADDRESS ORDER
MV
ROW/COLUMN ORDER
ML
LINE ADDRESS ORDER
LCD refresh direction control
RGB
RGB-BGR ORDER
Color selector switch control
0=RGB color filter panel, 1=BGR color filter panel)
The contents of the frame memory are not changed.
Description
Ver1.4
111/195
2009/10
ST7687S
Restriction
D2, D1 and D0 of the 1st parameter are set to ‘000’internally.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
MY=0,MX=0,MV=0,ML=0,RGB=0
S/W Reset
Not changed
H/W Reset
MY=0,MX=0,MV=0,ML=0,RGB=0
MADCTR
Flow Chart
1st
parameter
MX,MY,MV,
ML,RGB
Ver1.4
112/195
2009/10
ST7687S
8.1.29. VSCSAD: Vertical Scroll Start Address of RAM (37h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
VSCSAD
0
1
0
0
0
1
1
0
1
1
1
(37h)
Parameter
1
1
0
0
SSA6 SSA5 SSA4 SSA3 SSA2 SSA1 SSA0
This command is used together with Vertical Scrolling Definition (33h). These two commands
describe the scrolling area and the scrolling mode.
The Vertical Scrolling Start Address command has one parameter which describes which line in
the Frame Memory will be written as the first line after the last line of the Top Fixed Area on the
display as illustrated below:
This command Start the scrolling.
Exit from V-scrolling mode by commands Partial mode On (12h) or Normal mode On (13h).
When MADCTR ML=0
Example:
When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=128 and Vertical Scrolling
Pointer SSA=’3’.
Description
When MADCTR ML=1
Example:
When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=128 and Vertical Scrolling
Pointer SSA=’3’.
NOTE: When new Pointer position and Picture Data are sent, the result on the display will
happen at the next Panel Scan to avoid tearing effect.
SSA refers to the Frame Memory line Pointer.
Ver1.4
113/195
2009/10
ST7687S
Since the value of the Vertical Scrolling Start Address is absolute (with reference to the Frame
Memory), it must not enter the fixed area (defined by Vertical Scrolling Definition (33h)-otherwise
Restriction
undesirable image will be displayed on the Panel.
SSA [6:0] is based on line unit.
SSA [6:0] = 00h, 01h, 02h, 03h, … , 7Fh
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
No
Partial Mode On, Idle Mode On, Sleep Out
No
Sleep In
Yes
Status
Default
Flow Chart
Ver1.4
Default Value (SSA[6:0])
Power On Sequence
00h
S/W Reset
00h
H/W Reset
00h
See Vertical Scrolling Definition (33h) description.
114/195
2009/10
ST7687S
8.1.30. IDMOFF: Idle Mode Off (38h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
IDMOFF
0
1
0
0
0
1
1
1
0
0
0
(38h)
Parameter
No Parameter
This command is used to recover from Idle mode on.
There will be no abnormal visible effect on the display mode change transition.
Description
In the idle off mode,
1. LCD can display maximum 262,144 colors.
2. Normal frame frequency is applied.
Restriction
This command has no effect when module is already in idle off mode.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
Idle mode off
S/W Reset
Idle mode off
H/W Reset
Idle mode off
Flow Chart
Ver1.4
115/195
2009/10
ST7687S
8.1.31. IDMON: Idle Mode On (39h)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
IDMON
0
1
0
0
0
1
1
1
0
0
1
(39h)
Parameter
No Parameter
This command is used to enter into Idle mode on.
There will be no abnormal visible effect on the display mode change transition. In the idle on
mode,
1. Color expression is reduced. The primary and the secondary colors using MSB of each
R, G and B in the Frame Memory, 8 color depth data is displayed.
2. 8-Color mode frame frequency is applied.
3. Exit from IDMON by Idle Mode Off (38h) command
Description
“X”: don’t care
Color
Restriction
R5 R4 R3 R2 R1 R0
G5 G4 G3 G2 G1 G0
B5 B4 B3 B2 B1 B0
Black
0XXXXX
0XXXXX
0XXXXX
Blue
0XXXXX
0XXXXX
1XXXXX
Red
1XXXXX
0XXXXX
0XXXXX
Magenta
1XXXXX
0XXXXX
1XXXXX
Green
0XXXXX
1XXXXX
0XXXXX
Cyan
0XXXXX
1XXXXX
1XXXXX
Yellow
1XXXXX
1XXXXX
0XXXXX
White
1XXXXX
1XXXXX
1XXXXX
This command has no effect when module is already in idle on mode.
Status
Register
Availability
Ver1.4
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Normal Mode On, Idle Mode On, Sleep Out
Yes
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
116/195
2009/10
ST7687S
Status
Default
Default Value
Power On Sequence
Idle mode off
S/W Reset
Idle mode off
H/W Reset
Idle mode off
Flow Chart
Ver1.4
117/195
2009/10
ST7687S
8.1.32. COLMOD: Interface Pixel Format (3Ah)
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
COLMOD
0
1
0
0
0
1
1
1
0
1
0
(3Ah)
Parameter
1
1
0
-
-
-
-
-
P2
P1
P0
-
This command is used to define the format of RGB picture data, which is to be transferred via
the MCU Interface. The formats are shown in the table:
Interface Format
Description
Restriction
P2
P1
P0
Not Defined
0
0
0
Not Defined
0
0
1
Not Defined
0
1
0
12Bit/Pixel (Type A)
0
1
1
12Bit/Pixel (Type B)
1
0
0
16Bit/Pixel
1
0
1
Not Defined
1
1
0
Not Defined
1
1
1
There is no visible effect until the Frame Memory is written to.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
05h (16Bit/Pixel)
S/W Reset
No Change
H/W Reset
05h (16Bit/Pixel)
118/195
2009/10
ST7687S
Example:
Flow Chart
Ver1.4
119/195
2009/10
ST7687S
8.1.33. RDID: Read ID Value (DAh)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RDID1
0
1
0
1
1
0
1
1
0
1
0
(DAh)
Dummy Read
1
0
1
-
-
-
-
-
-
-
-
-
2nd parameter
1
0
1
0
0
0
0
0
0
ID1
ID0
-
This read byte returns 8-bit LCD module’s manufacturer ID
Description
D1-D0 (ID1 to ID0): LCD module’s manufacturer ID.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
00h
S/W Reset
00h
H/W Reset
00h
Flow Chart
Ver1.4
120/195
2009/10
ST7687S
8.1.34. DutySet: Display Duty setting (B0H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
DutySet
0
1
0
1
0
1
1
0
0
0
0
(B0h)
Parameter
1
1
0
Du7
Du6
Du5
Du4
Du3
Du2
Du1
Du0
-
This command is used to set display duty. Command set = display duty numbers - 1.
Example:
Command set=
Duty
Du7
Du6
Du5
Du4
Du3
Du2
Du1
Du0
Display duty numbers-1
Description
Example:
0
1
1
1
1
1
1
1
128-1=127
1/128 duty
Restriction
Display duty must > 4 (1/4 duty)
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
0111111b (7Fh)
S/W Reset
0111111b (7Fh)
H/W Reset
0111111b (7Fh)
121/195
(Du[6:0])
2009/10
ST7687S
DutySet
Flow Chart
Du[7:0]
Ver1.4
122/195
2009/10
ST7687S
8.1.35. FirstCom: First Com. Page address (B1H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
FirstCom
0
1
0
1
0
1
1
0
0
0
1
(B1h)
Parameter
1
1
0
0
F6
F5
F4
F3
F2
F1
F0
-
This command defines the first output COM number that mapping to the RAM page
address 0. For detail setting value, please see the table as below.
Description
F6
0
0
0
0
:
1
F5
0
0
0
0
:
1
F4
0
0
0
0
:
1
F3
0
0
1
1
:
1
F2
F1
1
1
F0
0
1
0
1
:
1
Line address
0
1
2
3
:
127
Example:
If FirstCom=8, common 8 would output the data of RAM page address 0.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
00h
S/W Reset
00h
H/W Reset
00h
123/195
(F[6:0])
2009/10
ST7687S
FirstCom
Flow Chart
F[6:0]
Ver1.4
124/195
2009/10
ST7687S
8.1.36. OscDiv: FOSC Divider (B3H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
OscDiv
0
1
0
1
0
1
1
0
0
1
1
(B3h)
Parameter
1
1
0
-
-
-
-
-
-
CLD1 CLD0
-
This command is used to specify the Fosc dividing ratio.
CLD1, CLD0: CL dividing ratio. They are used to change number of dividing stages of internal clock.
Description
CLD1
CLD0
Fosc dividing ratio
0
0
Not divide
0
1
2 divisions
1
0
4 divisions
1
1
8 divisions
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default Value
Power On Sequence
00b
S/W Reset
00b
H/W Reset
00b
(CLD[0:1])
Default
OscDiv
Flow Chart
CLD[1:0]
Ver1.4
125/195
2009/10
ST7687S
8.1.37. NLInvSet: N-Line control (B5H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
NLInvSet
0
1
0
1
0
1
1
0
1
0
1
(B5h)
Parameter
1
1
0
M
0
0
N4
N3
N2
N1
N0
-
This command is used to set the inverted line number with range of 2 to (duty-1) to improve display
quality. When M=0, inversion occurs in every frame; when M=1, inversion is independent from
frames. If N[6:0]=0, N-line inversion function is disable.
Description
Line inversion numbers=N[6:0] +1.
Example:
If N[6:0]=7, inversion occurs per 8 line.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Default Value
Status
Default
M
N[4:0]
Power On Sequence
0b
00000b
S/W Reset
0b
00000b
H/W Reset
0b
00000b
NLInvSet
Flow Chart
M
&
N[4:0]
Ver1.4
126/195
2009/10
ST7687S
8.1.38. ComScanDir: Com/Seg Scan Direction for glass layout (B7H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
ComScanDir
0
1
0
1
0
1
1
0
1
1
1
(B7h)
Parameter
1
1
0
0
SMX
0
0
SBGR
0
0
0
-
Description
Function
0
1
SMX
Inverse the MX setting
Keep MX
Inverse MX
SBGR
Inverse the BGR setting
Keep BGR
Inverse BGR
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
40h
S/W Reset
40h
H/W Reset
40h
ComScanDir
Flow Chart
SMX
&
SBGR
Ver1.4
127/195
2009/10
ST7687S
8.1.39. RMWIN: Read Modify Write control in (B8H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RMWIN
0
1
0
1
0
1
1
1
0
0
0
(B8h)
Parameter
Description
No Parameter
Read modify write control IN
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
--
S/W Reset
--
H/W Reset
--
128/195
2009/10
ST7687S
8.1.40. RMWOUT: Read Modify Write control out (B9H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RMWOUT
0
1
0
1
0
1
1
1
0
0
1
(B9h)
Parameter
Description
No Parameter
Read modify write control out
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
--
S/W Reset
--
H/W Reset
--
129/195
2009/10
ST7687S
8.1.41. DispCompStep: Display Compensation Step (BDH)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RMWOUT
0
1
0
1
0
1
1
1
1
0
1
(BDh)
Parameter
1
1
0
0
0
0
0
0
Description
Step2
Step1
Step0
STEP
0
0
0
1
0
0
1
2
0
1
0
3
0
1
1
4
1
0
0
5
1
0
1
6
1
1
0
7
1
1
1
8
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Ver1.4
-
The command is used to program the optimum LCD display quality.
Restriction
Default
Step2 Step1 Step0
Default Value
Power On Sequence
04h
S/W Reset
04h
H/W Reset
04h
130/195
2009/10
ST7687S
8.1.42. VopSet: Vop set (C0H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
VopSet
0
1
0
1
1
0
0
0
0
0
0
(C0h)
1st parameter
1
1
0
1
1
0
nd
2 parameter
Vop7 Vop6 Vop5 Vop4 Vop3 Vop2 Vop1 Vop0
-
-
-
-
-
-
-
-
Vop8
The command is used to program the optimum LCD supply voltage V0. Please see Section 7.9
Description
for reference.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value (Vop=12V)
Vop8
Vop[7:0]
Power On Sequence
0
11010010b (D2h)
S/W Reset
0
11010010b (D2h)
H/W Reset
0
11010010b (D2h)
Flow Chart
Ver1.4
131/195
2009/10
ST7687S
8.1.43. VopOfsetInc: Vop Increase 1 (C1H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
VopOfsetInc
0
1
0
1
1
0
0
0
0
0
1
(C1h)
With the VopOfsetInc and VopOfsetDec command the VLCD voltage and therewith the contrast
of the LCD can be adjusted. This command increases the value of Vop offset register by 1.
Description
If you set the electronic control value to 1111111, the control value is set to 0000000 after this
command has been executed.
Restriction
Status
Register
Availability
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Normal Mode On, Idle Mode On, Sleep Out
Yes
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
--
S/W Reset
--
H/W Reset
--
Flow Chart
Ver1.4
132/195
2009/10
ST7687S
8.1.44. VopOfsetDec: Vop Decrease 1 (C2H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
VopOfsetDec
0
1
0
1
1
0
0
0
0
1
0
(C2h)
With the VopOfsetInc and VopOfsetDec command the VLCD voltage and therewith the contrast
of the LCD can be adjusted. This command decreases the value of Vop offset register by 1.
If you set the electronic control value to 00000, the control value is set to 11111 after this command
has been executed.
Electronic Control Value
Decimal Equivalent
V0 Offset
01111
15
+600 mV
01110
14
+560 mV
01101
13
+520 mV
…
…
…
00010
2
+80 mV
00001
1
+40 mV
00000
0
0 mV
11111
-1
-40 mV
11110
-2
-80 mV
…
…
…
10010
-13
-520 mV
10001
-14
-560 mV
10000
-15
-600 mV
Description
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default Value
Power On Sequence
--
S/W Reset
--
H/W Reset
--
Default
Ver1.4
133/195
2009/10
ST7687S
Flow Chart
Ver1.4
134/195
2009/10
ST7687S
8.1.45. BiasSel: Bias Selection (C3H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
BiasSel
0
1
0
1
1
0
0
0
0
1
1
(C3h)
Parameter
1
1
0
-
-
-
-
-
Bias2 Bias1 Bias0
-
Select LCD bias ratio of the voltage required for driving the LCD.
Bais2
Bais1
Bais0
LCD bias
0
0
0
1/12
0
0
1
1/11
0
1
0
1/10
0
1
1
1/9
1
0
0
1/8
1
0
1
1/7
1
1
0
1/6
1
1
1
Reserved
Description
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
011b
S/W Reset
011b
H/W Reset
011b
135/195
(Bias[2:0])
2009/10
ST7687S
Flow Chart
Ver1.4
136/195
2009/10
ST7687S
8.1.46. BstPmpXSel: Booster Setting (C4H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
BstPmpXSel
0
1
0
1
1
0
0
0
1
0
0
(C4h)
Parameter
1
1
0
-
-
-
-
-
BST2 BST 1 BST0
-
Booster setting
BST2
BST1
BST0
0
0
0
x1 boosting circuit
(Booster off)
Description
0
0
1
x2 boosting circuit
0
1
0
x3 boosting circuit
0
1
1
x4 boosting circuit
1
0
0
x5 boosting circuit
1
0
1
x6 boosting circuit
1
1
0
x7 boosting circuit
1
1
1
x8 boosting circuit
Restriction
Status
Register
Availability
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Normal Mode On, Idle Mode On, Sleep Out
Yes
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
Power On Sequence
111b
S/W Reset
111b
H/W Reset
111b
137/195
(BST[2:0])
2009/10
ST7687S
Flow Chart
Ver1.4
138/195
2009/10
ST7687S
8.1.47. VgSorcSel: Vg source control (CBH)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
V3SorcSel
0
1
0
1
1
0
0
1
0
1
1
(CBh)
Parameter
1
1
0
-
-
-
-
-
-
-
2BT0
-
2BT0=0: Vg source comes from VDD2 ;
Description
2BT0=1: Vg source comes from 2-times charge pump.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value (2BT0)
Power On Sequence
1
S/W Reset
1
H/W Reset
1
Legend
Command
Parameter
Display
Flow Chart
Action
Mode
Sequential
transter
Ver1.4
139/195
2009/10
ST7687S
8.1.48. IDSet : ID setting (CCH)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
ID1Set
0
1
0
1
1
0
0
1
1
0
0
(CCh)
Parameter
1
1
0
0
0
0
0
0
0
ID1
ID0
-
Description
ID setting for request by customer
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
00h
S/W Reset
00h
H/W Reset
00h
Legend
Command
Parameter
Display
Flow Chart
Action
Mode
Sequential
transter
Ver1.4
140/195
2009/10
ST7687S
8.1.49. NASET: Analog circuit setting (D0H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
AutoLoadSet
0
1
0
1
1
0
1
0
0
0
0
(D0h)
Parameter
1
1
0
0
0
0
1
1
1
0
1
(1Dh)
Description
Analog circuit setting. Such as follower selection, level shifter power mode selection.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value D[7:0]
Power On Sequence
19h
S/W Reset
19h
H/W Reset
19h
Flow Chart
Ver1.4
141/195
2009/10
ST7687S
8.1.50. AutoLoadSet: EEPROM data auto re-load control (D7H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
AutoLoadSet
0
1
0
1
1
0
1
0
1
1
1
(D7h)
Parameter
1
1
0
1
0
0
ARD
1
1
1
1
-
ARD : EEPROM auto read enable control, 1: Disable EEPROM auto read,
Description
0: Enable EEPROM auto read
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default ValueD[7:0]
Power On Sequence
1Fh
S/W Reset
1Fh
H/W Reset
1Fh
Default
Legend
Command
Parameter
Display
Flow Chart
Action
Mode
Sequential
transter
Ver1.4
142/195
2009/10
ST7687S
8.1.51. RDTstStatus: Read IC status (DEH)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
RDTstStatus
0
1
0
1
1
0
1
1
1
1
0
(DEh)
Dummy Read
1
0
1
-
-
-
-
-
-
-
-
Parameter
1
0
1
RD7
RD6
RD5
RD4
RD3
RD2
RD1
RD0
-
Read IC status.
Description
Contect of EEPROM / RDA / PWR_VOP read control
(selection Byte by StusOutByteSel[3:0] control)
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
-
S/W Reset
-
H/W Reset
-
Flow Chart
Ver1.4
143/195
2009/10
ST7687S
8.1.52. EEPCIN: control EEPROM WR/ERS/RD (E0H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
EEPCIN
0
1
0
1
1
1
0
0
0
0
0
(E0h)
Parameter
1
1
0
0
0
0
0
0
0
0
-
WR/ER
S/RD
WR/ERS/RD: when setting “1”, the Write/Erase enable of EEPROM will be opened.
Description
WR/ERS/RD: when setting “0”, the Read enable of EEPROM will be opened.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default Value
Power On Sequence
0
S/W Reset
0
H/W Reset
0
Default
Flow Chart
Ver1.4
144/195
2009/10
ST7687S
8.1.53. EEPCOUT: EEPROM control out (E1H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
EEPCOUT
0
1
0
1
1
1
0
0
0
0
1
(E1h)
Description
IC exits the EEPROM control circuit when executing this command.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
--
S/W Reset
--
H/W Reset
--
EEPCIN
EEPANFSEL
Flow Chart
EEPWR
EEPCOUT
Ver1.4
145/195
2009/10
ST7687S
8.1.54. EEPWR: Write to EEPROM (E2H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
EPCOUT
0
1
0
1
1
1
0
0
0
1
0
(E2h)
Description
IC actives trigger to start EEPROM programming when executing this command.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
--
S/W Reset
--
H/W Reset
--
EEPCIN
EEPANFSEL
Flow Chart
EEPWR
EEPCOUT
Ver1.4
146/195
2009/10
ST7687S
8.1.55. EEPRD: Read from EEPROM (E3H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
EPMRD
0
1
0
1
1
1
0
0
0
1
1
(E3h)
Description
IC actives trigger to start EEPROM data download to circuit when executing this command.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
--
S/W Reset
--
H/W Reset
--
EEPCIN
EEPANFSEL
Flow Chart
EEPRD
EEPCOUT
Ver1.4
147/195
2009/10
ST7687S
8.1.56. ROMSET: Programmable rom setting (E5H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
AutoLoadSet
0
1
0
0
1
1
1
0
1
0
1
(E5h)
Parameter
1
1
0
0
0
0
0
1
1
1
1
(0Fh)
Description
Set the EEPROM writing timing.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value D[7:0]
Power On Sequence
0Fh
S/W Reset
0Fh
H/W Reset
0Fh
Flow Chart
Ver1.4
148/195
2009/10
ST7687S
8.1.57. LVMS: Low voltage mode setting (E8H)
A0
RD
WR
D7
D6
D5
D4
D3
D2
D1
D0
HEX
Command 1
0
1
0
1
1
1
0
1
0
0
0
(E8h)
1st parameter
1
1
0
1
0
0
0
1
1
0
1
(8Dh)
2 parameter
1
1
0
0
0
0
0
1
1
0
1
(0Dh)
3rd parameter
1
1
0
0
0
0
1
1
1
0
0
(1Ch)
nd
Description
Low voltage mode setting.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
D1[7:0]
D2[7:0]
D3[7:0]
Power On Sequence
8Dh
0Dh
1Ch
S/W Reset
8Dh
0Dh
1Ch
H/W Reset
8Dh
0Dh
1Ch
Flow Chart
Ver1.4
149/195
2009/10
ST7687S
8.1.58. DispComStep2: Display Compensation Step2 (ECH)
A0
RD
WR
D7
D6
D5
D4
D3
D2
D1
D0
HEX
DisCompStep2
0
1
0
1
1
1
1
0
0
0
0
(ECH)
parameter
1
1
0
0
0
0
0
Step3 Step 2 Step 1 Step 0
-
The command is used to program the optimum LCD display quality.
Description
Step3
Step2
Step1
Step0
STEP
0
0
0
0
1
0
0
0
1
2
0
0
1
0
3
0
0
1
1
4
0
1
0
0
5
0
1
0
1
6
0
1
1
0
7
0
1
1
1
8
1
0
0
0
9
1
0
0
1
10
1
0
1
0
11
1
0
1
1
12
1
1
0
0
13
1
1
0
1
14
1
1
1
0
15
1
1
1
1
16
Restriction
Register
Availability
Ver1.4
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Normal Mode On, Idle Mode On, Sleep Out
Yes
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
150/195
2009/10
ST7687S
Default
Ver1.4
Status
Default Value
Power On Sequence
04h
S/W Reset
04h
H/W Reset
04h
151/195
2009/10
ST7687S
8.1.59. FRMSEL: Frame Freq. in Temperature range (F0H)
A0
RD
WR
D7
D6
D5
D4
D3
D2
D1
D0
HEX
Command
0
1
0
1
1
1
1
0
0
0
0
(F0H)
st
1
1
0
-
-
-
DIVA
FA3
FA2
FA1
FA0
Range A
parameter
1
1
0
-
-
-
DIVB
FB3
FB2
FB1
FB0
Range B
3 parameter
rd
1
1
0
-
-
-
DIVC
FC3
FC2
FC1
FC0
Range C
th
1
1
0
-
-
-
DIVD
FD3
FD2
FD1
FD0
Range D
1 parameter
2
nd
4 parameter
Select Frame Freq. in normal display mode.
st
1 parameter : Frame freq. value set in temperature range 30(-30℃) to TA
2
nd
parameter : Frame freq. value set in temperature P range TA to TB
rd
3 parameter : Frame freq. value set in temperature range TB to TC
th
4 parameter : Frame freq. value set in temperature range TC to 145(90℃)
For command setting to frame rate value look-up-table, please see the following table:
DIVx
Description
1
1
0
Fx[3:0]
Frame Rate (Hz)
Fx[3:0]
Frame Rate (Hz)
0
77.6
0
38.8
1
77.6
1
38.8
2
77.6
2
38.8
3
77.6
3
38.8
4
77.6
4
38.8
5
97
5
48.5
6
97
6
48.5
7
97
7
48.5
8
97
8
48.5
9
97
9
48.5
A
129.3
A
64.6
B
129.3
B
64.6
C
129.3
C
64.6
D
129.3
D
64.6
E
129.3
E
64.6
F
194
F
97
The frame rate shown as above is when duty setting is 128.
Restriction
When duty setting is not 128:
Frame rate=default frame rate x (129/(duty setting+1))
Ver1.4
152/195
2009/10
ST7687S
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
FA[4:0]
FB[4:0]
FC[4:0]
FD[4:0]
Power On Sequence
06h
0Bh
0Dh
12h
S/W Reset
06h
0Bh
0Dh
12h
H/W Reset
06h
0Bh
0Dh
12h
Flow Chart
Ver1.4
153/195
2009/10
ST7687S
8.1.60. FRM8SEL: Frame Freq. in Temperature range (idle-8 color) (F1H)
A0
RD
WR
D7
D6
D5
D4
D3
D2
D1
D0
HEX
Command
0
1
0
1
1
1
1
0
0
0
1
(F1h)
st
1
1
0
-
-
-
F8A4 F8A3 F8A2 F8A1 F8A0
Range A
parameter
1
1
0
-
-
-
F8B4 F8B3 F8B2 F8B1 F8B0
Range B
3 parameter
rd
1
1
0
-
-
-
F8C4 F8C3 F8C2 F8C1 F8C0
Range C
th
1
1
0
-
-
-
F8D4 F8D3 F8D2 F8D1 F8D0
Range D
1 parameter
2
nd
4 parameter
Select Frame Freq. in normal display mode.(idle;8 color mode)
st
1 parameter : Frame freq. value set in TEMP range 30(-30℃) to TA
Description
2
nd
parameter : Frame freq. value set in TEMP range TA to TB
rd
3 parameter : Frame freq. value set in TEMP range TB to TC
th
4 parameter : Frame freq. value set in TEMP range TC to 145(90℃)
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Ver1.4
Default Value
FA[4:0]
FB[4:0]
FC[4:0]
FD[4:0]
Power On Sequence
06h
0Bh
0Dh
12h
S/W Reset
06h
0Bh
0Dh
12h
H/W Reset
06h
0Bh
0Dh
12h
154/195
2009/10
ST7687S
Flow Chart
Ver1.4
155/195
2009/10
ST7687S
8.1.61. TMPRNG: Temp. range set for Frame Freq. Adj. (F2H)
A0
RD
WR
D7
D6
D5
D4
D3
D2
D1
D0
HEX
Command
0
1
0
1
1
1
1
0
0
1
0
(F2h)
st
1
1
0
-
TA6
TA5
TA4
TA3
TA2
TA1
TA0
Range A
parameter
1
1
0
-
TB6
TB5
TB4
TB3
TB2
TB1
TB0
Range B
3 parameter
1
1
0
-
TC6
TC5
TC4
TC3
TC2
TC1
TC0
Range C
1 parameter
2
nd
rd
Temp. range set for automatic frame freq. adj. operation according the current temp. value.
st
1 parameter: Temp. range A value set
2
Description
nd
parameter: Temp. range B value set
rd
3 parameter: Temp. range C value set
TA/TB/TC Temperature(℃) + 40 = TA/TB/TC[6 :0]
Example:
If TA wants to be set at 24℃, TA[6:0]=24+40=64(40h),
Restriction
-40℃℃TA℃TA+TH℃TB℃TB+TH℃TC℃87℃
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Default Value
Status
Default
Ver1.4
TA[6:0]
TB[6:0]
TC[6:0]
Power On Sequence
1Eh
28h
32h
S/W Reset
1Eh
28h
32h
H/W Reset
1Eh
28h
32h
156/195
2009/10
ST7687S
Flow Chart
Ver1.4
157/195
2009/10
ST7687S
8.1.62. TMPHYS: Temp. Hysteresis Set for Frame Freq. Adj. (F3H)
A0
RD
WR
D7
D6
D5
D4
D3
D2
D1
D0
HEX
Command
0
1
0
1
1
1
1
0
0
1
1
(F3h)
st
1
1
0
-
-
-
-
TH3
TH2
TH1
TH0
1 parameter
Temp. hysteresis range set for frame freq. adj.
Parameter TH[3:0] is used to set Temp. hysteresis range.
The relationship between temp. state and temp. range value is shown below.
TEMP Range Value
TEMP Rising State
TEMP Falling State
Freq. changing point A
TA[6:0]+TH[3:0]
TA[6:0]
Freq. changing point B
TB[6:0]+TH[3:0]
TB[6:0]
Freq. changing point C
TC[6:0]+TH[3:0]
TC[6:0]
Description
TH Temperature(℃) – 1 = TH[3:0]
Example:
If TH wants to set 5℃, TH[3:0]=5-1=4.
Restriction
Temp. hysteresis value should be smaller than the gap of temp. range.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Default
Ver1.4
Status
Default Value(TH[3:0])
Power On Sequence
02h
S/W Reset
02h
H/W Reset
02h
158/195
2009/10
ST7687S
Flow Chart
Ver1.4
159/195
2009/10
ST7687S
8.1.63. TEMPSEL: Temperature Gradient Compensation Coefficient Set (F4H)
NOTE: “-“ Don’t care
Command
A0
/RD /WR
TEMPSEL
0
1
0
1
1
0
D7
D6
D5
D4
D3
D2
D1
D0
Hex
1
1
1
1
0
1
0
0
(F4h)
o
o
o
o
MT1x: (-24 C to -32 C)
st
1 parameter
MT13 MT12 MT11 MT10 MT03 MT02 MT01 MT00
MT0x: (-32 C to -40 C)
o
o
MT3x: (-8 C to -16 C)
nd
2 parameter
1
1
0
MT33 MT32 MT31 MT30 MT23 MT22 MT21 MT20
o
o
MT2x: (-16 C to -24 C)
o
o
MT5x: (8 C to 0 C)
rd
3 parameter
1
1
0
MT53 MT52 MT51 MT50 MT43 MT42 MT41 MT40
o
o
MT4x: (0 C to -8 C)
o
o
MT7x: (24 C to16 C)
th
4 parameter
1
1
0
MT73 MT72 MT71 MT70 MT63 MT62 MT61 MT60
o
o
MT6x: (16 C to 8 C)
5th parameter
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
MT9x: (40 C to 32 C)
1
1
0
MT93 MT92 MT91 MT90 MT83 MT82 MT81 MT80
MT8x: (32 C to 24 C)
6th parameter
MTBx: (56 C to 48 C)
1
1
0
MTB3 MTB2 MTB1 MTB0 MTA3 MTA2 MTA1 MTA0
MTAx: (48 C to 40 C)
7th parameter
MTDx: (72 C to 64 C)
1
1
0
MTD3 MTD2 MTD1 MTD0 MTC3 MTC2 MTC1 MTC0
MTCx: (64 C to 56 C)
8th parameter
MTFx: (87 C to 80 C)
1
1
0
MTF3 MTF2 MTF1 MTF0 MTE3 MTE2 MTE1 MTE0
MTEx: (80 C to 72 C)
This command defines temperature gradient compensation coefficient. For this command
detail description and opearation, please see Section 7.10.
Parameter n
Description
MT n 3
MT n 2
MT n 1
MT n 0
o
Voltage / C
o
0
0
0
0
0
+5 mv / C
1
0
0
0
1
0 mv / C
2
0
0
1
0
-5 mv / C
3
0
0
1
1
-10 mv / C
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
12
1
1
0
0
-55 mv / C
13
1
1
0
1
-60 mv / C
14
1
1
1
0
-65 mv / C
15
1
1
1
1
-70 mv / C
o
o
o
o
o
o
o
o
Voltage / C (+/- 3mv tolerance)
Ver1.4
160/195
2009/10
ST7687S
Restriction
Please refer to the specification in absolute maximum ratings for operating voltage range.
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value (MTn[3:0])
Power On Sequence
--
S/W Reset
--
H/W Reset
--
Flow Chart
NOTE:
The default value of temperature gradient compensation coefficient Set
st
1 parameter
2
nd
0xFF
parameter
0x36
rd
3 parameter
0x04
th
0x00
th
0x33
th
0x42
th
0xC4
th
0x59
4 parameter
5 parameter
6 parameter
7 parameter
8 parameter
Ver1.4
161/195
2009/10
ST7687S
8.1.64. THYS : Temperature detection threshold(F7H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
THYS
0
1
0
1
1
1
1
0
1
1
1
(F7h)
Parameter
1
1
0
Description
THYS7 THYS6 THYS5 THYS4 THYS3 THYS2 THYS1 THYS0
-
Temperature detection threshold setting.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value D[7:0]
Power On Sequence
08h
S/W Reset
08h
H/W Reset
08h
Flow Chart
Ver1.4
162/195
2009/10
ST7687S
8.1.65. Frame Set: Frame PWM Set (F9H)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
Frame1 Set
0
1
0
1
1
1
1
1
0
0
1
(F9h)
1st
parameter
1
1
0
-
-
-
P14
P13
P12
P11
P10
-
2nd
parameter
1
1
0
-
-
-
P24
P23
P22
P21
P20
-
:
:
:
:
:
:
:
:
:
:
:
-
:
15th
parameter
1
1
0
-
-
-
P154
P153
P152
P151
P150
-
16th
parameter
1
1
0
-
-
-
P164
P163
P162
P161
P160
-
Description
This command is used to set frame PWM.
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
--
S/W Reset
--
H/W Reset
--
Flow Chart
Ver1.4
163/195
2009/10
ST7687S
NOTE:
The default value of RGB level set
RGB level0
00
RGB level1
02
RGB level2
04
RGB level3
06
RGB level4
08
RGB level5
0A
RGB level6
0C
RGB level7
0E
RGB level8
10
RGB level9
12
RGB level10
14
RGB level11
16
RGB level12
18
RGB level13
1A
RGB level14
1C
RGB level15
1E
All the modulation range of each level for each frame is from 00’H to 1F’H.
Ver1.4
164/195
2009/10
ST7687S
8.1.66. EEPANFSEL: EEPROM Function Selection (FAH)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
THYS
0
1
0
1
1
1
1
1
0
1
0
(FAh)
Parameter
1
1
0
0
0
0
0
-
ERAE
WRE
-
-
ERAE : EEPROM erase enable control, 1: EEPROM erase enable, 0 : EEPROM erase disable
Description
WRE : EEPROM write enable control, 1: EEPROM write enable, 0 : EEPROM write disable
Restriction
Status
Register
Availability
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Normal Mode On, Idle Mode On, Sleep Out
Yes
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default ValueD[7:0]
Power On Sequence
08h
S/W Reset
08h
H/W Reset
08h
EEPCIN
EEPANFSEL
Flow Chart
EEPWR
EEPCOUT
Ver1.4
165/195
2009/10
ST7687S
8.1.67. EEPERS: Erase EEPROM (FBH)
NOTE: “-“ Don’t care
Command
A0
/RD
/WR
D7
D6
D5
D4
D3
D2
D1
D0
Hex
EEPCOUT
0
1
0
1
1
1
1
1
0
1
1
(FBh)
Description
Erase EEPROM
Restriction
Status
Availability
Normal Mode On, Idle Mode Off, Sleep Out
Yes
Register
Normal Mode On, Idle Mode On, Sleep Out
Yes
Availability
Partial Mode On, Idle Mode Off, Sleep Out
Yes
Partial Mode On, Idle Mode On, Sleep Out
Yes
Sleep In
Yes
Status
Default
Default Value
Power On Sequence
--
S/W Reset
--
H/W Reset
--
EEPCIN
EEPANFSEL
Flow Chart
EEPERS
EEPCOUT
Ver1.4
166/195
2009/10
ST7687S
9.
SPECIFICATIONS
9.1 Absolute Maximum Ratings
(VSS = 0V)
Item
Symbol
Value
Unit
Supply voltage 1
VDD
- 0.3 ~ + 3.6
V
Supply voltage 2
VDD2,VDD3,VDD4,VDD5
- 0.3 ~ + 3.6
V
Supply voltage 3
VLCD (V0- XV0)
- 0.3 ~ + 18.0
V
Input voltage range
VIN
- 0.3 ~ VDD + 0.3
V
Operating temperature range
TOPR
- 30 ~ + 85
°C
Storage temperature range
TSTG
- 40 ~ + 125
°C
NOTE:
(1). Voltages are all based on VSS = 0V.
(2). Voltage relationship: V0 > Vg > Vm > VSS > XV0 must always be satisfied.
Ver1.4
167/195
2009/10
ST7687S
9.2 DC Characteristics
9.2.1.
Basic Characteristics
(VSS=0V , Ta = -30 to 85°C)
Parameter
Symbol
Conditions
Related Pins
MIN
TYP
MAX
Unit
Logic Operating voltage
VDDI
-
*2)VDD
1.65
1.8
3.3
V
Analog Operating voltage
VDDA
-
*2)VDD2,3,4,5
2.4
2.8
3.3
Driving voltage input
VLCD
V0 – XV0
*3)V0, XV0
-
-
18.0
High level input voltage
VIH
*1) *2)
0.7VDD
-
VDD
Low level input voltage
VIL
-
*1) *2)
VSS
-
0.3VDD
High level output voltage
VOH
IOH = -1.0mA
*2) SI, TE
0.8VDD
-
VDD
Low level output voltage
VOL
IOL = +1.0mA
VSS
-
0.2VDD
Input leakage current
IIL
VIN = VDD or VSS
*1) *2)
-1.0
-
+1.0
µA
Driver on resistance (SEG)
RONSEG
Vg = 2.8V, Ta=25℃
S0 to S383
-
1
-
KΩ
Driver on resistance (COM)
RONCOM
V0 = 14.0V, Ta=25℃
C0 to C127
-
0.8
-
Frame rate
FR
Ta=25℃, n-line=0x00,
-
-
77
-
Hz
Duty=128, FR=0x12
NOTE:
*1) Applies to IF1, IF2, IF3, /CS, /RST, /WR, /RD, A0(SCL) and D7-D2, D1 (A0) ,D0(SI) pins
*2) *3) When the measurements are performed with LCD module, Measurement Points are like below.
Ver1.4
168/195
2009/10
ST7687S
9.2.2.
Current Consumption (Bare die)
Current consumption
Operation mode
Condition
Typical
Maximum
IDD (mA)
IDD (mA)
0.6
0.9
0.01
0.02
1. 1/2 gray pattern
- Normal Mode
2. Vddi=1.8V, Vdda=2.8V
3. Vop=14V, bias=1/9, n-line=0x00,
FR=77Hz, x8 booster, Ta=25℃
- Sleep In Mode
Vddi=1.8V, Vdda=2.8V, Ta=25℃
Note:
The current consumption is DC characteristic.
Ver1.4
169/195
2009/10
ST7687S
10. TIMING CHARACTERISTICS
10.1 Parallel Interface Characteristics bus (8080-series MCU)
(VDDA=2.4 to 3.3V, VDDi=1.65 to 3.3V, Ta= 25°C, die)
Rating
Item
Signal
Symbol
Condition
Units
Min.
Max.
TAH8
0
—
TAW8
0
—
TCS
10
—
Chip select hold time
TCSH
10
—
System cycle time (WRITE)
TCYC8
200
—
TCCLW
80
—
/WR H pulse width (WRITE)
TCCHW
90
—
System cycle time (READ)
TCYC8
200
—
80
—
80
—
400
—
200
—
Address hold time
A0
Address setup time
Chip select setup time
/CS
/WR L pulse width (WRITE)
/RD L pulse width (READ)
WR
RD (ID)
TCCLR
When read ID data
ns
/RD H pulse width (READ)
TCCHR
System cycle time (READ)
TCYC8
When read from frame
/RD L pulse width (READ)
RD (FM)
TCCLR
memory
/RD H pulse width (READ)
TCCHR
200
—
WRITE data setup time
TDS8
15
—
WRITE data hold time
TDH8
15
—
—
60
READ access time (ID)
D0 to D7 TACC8 (ID)
READ access time (FM)
TACC8 (FM)
CL = 30 pF
—
90
READ Output disable time
TOH8
CL = 30 pF
—
80
*1 The input signal rise time and fall time (Tr, Tf) is specified at 15 ns or less. When the system cycle time is extremely fast,
(Tr +Tf) ℃ (TCYC8 – TCCLW – TCCHW) for (Tr + Tf) ℃ (TCYC8 – TCCLR – TCCHR) are specified.
*2 All timing is specified using 20% and 80% of VDD as the reference.
*3 TCCLW and TCCLR are specified as the overlap between /CS being “L” and WR and RD being at the “L” level.
Ver1.4
170/195
2009/10
ST7687S
10.2 Parallel Interface Characteristics bus (6800-series MCU)
(VDDA=2.4 to 3.3V, VDDi=1.65 to 3.3V, Ta= 25°C, die)
Rating
Item
Signal
Symbol
Condition
Units
Min.
Max.
TAH6
0
—
TAW6
0
—
TCS
10
—
Chip select hold time
TCSH
10
—
System cycle time (WRITE)
TCYC6
200
—
TEWLW
60
—
High pulse width (WRITE)
TEWHW
80
—
System cycle time (READ)
TCYC6
200
—
70
—
80
—
400
—
200
—
Address hold time
A0
Address setup time
Chip select setup time
/CS
Low pulse width (WRITE)
Low pulse width (READ)
E
RW (ID)
TEWLR
High pulse width (READ)
TEWHR
System cycle time (READ)
TCYC8
When read ID data
ns
When read from frame
Low pulse width (READ)
RW (FM) TCCLR
memory
High pulse width (READ)
TCCHR
200
—
WRITE data setup time
TDS6
15
—
WRITE data hold time
TDH6
15
—
—
60
READ access time (ID)
D0 to D7 TACC6 (ID)
READ access time (FM)
TACC6 (FM)
CL = 30 pF
—
90
READ Output disable time
TOH6
CL = 30 pF
—
80
*1 The input signal rise time and fall time (Tr, Tf) is specified at 15 ns or less. When the system cycle time is extremely fast,
(Tr + Tf) ℃ (TCYC6 – TEWLW – TEWHW) for (Tr + Tf) ℃ (TCYC6 – TEWLR – TEWHR) are specified.
*2 All timing is specified using 20% and 80% of VDD as the reference.
*3 tEWLW and tEWLR are specified as the overlap between /CS being “L” and E.
Ver1.4
171/195
2009/10
ST7687S
10.3 Serial Interface Characteristics (4-pin Serial)
T SAS
TSAH
A0
/CS
VIH
VIL
TCHW
TCSS
SCL
VIH
VIL
TSDS
SI
(DIN)
TCSH
TSCYCW /TSCYCR
TSCC
TSLW /TSLR
TSHW /TSHR
TSDH
VIH
VIL
TOH
TACC
VIH
VIL
SI
(DOUT)
(VDDA=2.4 to 3.3V, VDDI=1.65 to 3.3V, Ta= 25°C, die)
Rating
Item
Signal
Symbol
Condition
Units
Min.
Max.
Serial clock period (write)
TSCYCW
70
—
SCL “H” pulse width (write)
TSHW
35
—
TSLW
35
—
Serial clock period (read)
TSCYCR
150
—
SCL “H” pulse width (read)
TSHR
70
—
SCL “L” pulse width (read)
TSLR
70
—
TSAS
10
—
Address hold time
TSAH
10
—
Data setup time
TSDS
10
—
TSDH
10
—
SCL “L” pulse width (write)
SCL
Address setup time
A0
Data hold time
ns
SI
Data access time
TACC
CL = 30 pF
—
60
Output disable time
TOH
CL = 30 pF
—
60
Chip select setup time
TCSS
35
—
TCSH
35
—
TCHW
0
—
Chip select hold time
Chip select “H” pulse width
/CS
*1 The input signal rise and fall time (Tr, Tf) are specified at 15 ns or less.
*2 All timing is specified using 20% and 80% of VDD as the standard.
Ver1.4
172/195
2009/10
ST7687S
10.4 Serial Interface Characteristics (3-pin Serial)
(VDDA=2.4 to 3.3V, VDDI=1.65 to 3.3V, Ta= 25°C, die)
Rating
Item
Signal
Symbol
Condition
Units
Min.
Max.
Serial clock period (write)
TSCYC
70
—
SCL “H” pulse width (write)
TSHW
35
—
TSLW
35
—
Serial clock period (read)
TSCYC
150
—
SCL “H” pulse width (read)
TSHW
70
—
SCL “L” pulse width (read)
TSLW
70
—
Data setup time
TSDS
10
—
TSDH
10
—
SCL “L” pulse width (write)
SCL
ns
Data hold time
SI
Access time
TACC
CL = 30 pF
—
60
Output disable time
TOH
CL = 30 pF
—
60
Chip select setup time
TCSS
35
—
TCSH
35
—
TCHW
0
—
Chip select hold time
Chip select “H” pulse width
/CS
*1 The input signal rise and fall time (Tr, Tf) are specified at 15 ns or less.
*2 All timing is specified using 20% and 80% of VDD as the standard.
Ver1.4
173/195
2009/10
ST7687S
11. RESET TIMING
(VDDA=2.4 to 3.3V, VDDI=1.65 to 3.3V, Ta = 25°C)
Rating
Item
Reset “L” pulse width
Signal
/RST
Symbol
Condition
Units
TRW
Min.
Max.
10us
—
us
—
ms
—
ms
5
Reset time
TRT
(*note 5)
120
Reset time
TRT
(*note 6,7)
Notes:
1. Spike due to an electrostatic discharge on RST line does not cause irregular system reset according to the table below:
RST Pulse
Action
Shorter than 3µs
Reset Rejected
Longer than 9µs
Reset
Between 3µs and 9µs
Reset starts
2. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms,
when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for
Hardware Reset.
3. Spike Rejection also applies during a valid reset pulse as shown below:
Ver1.4
174/195
2009/10
ST7687S
5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RST before sending commands. Also Sleep Out command cannot be sent for 120msec.
Ver1.4
175/195
2009/10
ST7687S
12. THE MPU INTERFACE (REFERENCE EXAMPLES)
The ST7687S Series can be connected to either 8080 Series MPUs or to 6800 Series MPUs. Moreover, using the
serial interface it is possible to operate the ST7687S series chips with fewer signal lines.
The display area can be enlarged by using multiple ST7687S Series chips. When this is done, the chip select signal
can be used to select the individual Ics to access.
MPU
ST7687S
(1) 8080 Series MPUs
(2) 6800 Series MPUs
V DD
V CC
V DD
A0
A0
/CS
/CS
D0 to D7
E(/RD)
R/W(/WR)
/RST
GND
RESET
IF 1
IF 2
IF 3
D0 to D7
E (/RD )
R/W (/WR )
/RST
V SS
V SS
Ver1.4
ST7687S
MPU
(3) Using the Serial Interface (4-line interface)
176/195
2009/10
ST7687S
Ver1.4
ST7687S
MPU
(4) Using the Serial Interface (3-line interface)
177/195
2009/10
ST7687S
A – Application Note
A1a – 80-8bit parallel interlace Mode
Typical VDDI
VDDA
IF[3:1]
CLS
INTVD1
C1
C2
C3
C4
1.8V/2.8V
2.4V℃VDDA℃3.3V
HHL
H (internal OSC)
L
1uF/16V
1uF/25V
1uF/16V
1uF/16V (optional)
FPC
Interface
FPC
ITO
VPP
(Test point)
A0
WR
D0
D1
D2
D3
D4
D5
D6
D7
RD
/RST
/CS
VDDI
EXT
(Test point)
C4
VSS
VDDA
C3
C2
C1
Ver1.4
178/195
VSS
VPP
VPP
VPP
VPP
CL
CLS
VSS
VDD
INTVD1
A0
VDD
RW_WR
D0
D1
D2
D3
D4
D5
D6
D7
T1
T2
T3
T4
T5
T6
T7
T8
VSS
VDD
E_RD
RW_WR
A0
/RST
IF1
IF2
IF3
VSS
VDD
/CS
/EXT
TE
TCAP
VDD
VDD
VDD
VDD
VD1in
VD1in
VD1in
VD1in
VD1out
VD1out
VSS1
VSS1
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
VSS
VSS 2
61
62
VSS 2
VSS 4
VSS 4
VSS 4
VREF
VDD3
VDD3
VDD4
VDD4
VDD5
VDD5
VDD5
VDD5
VDD5
VDD5
VDD2
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
VDD2
VSS2
93
94
VSS2
Vm
Vm
Vm
Vm
Vm
Vm
V0in
V0in
V0in
V0in
V0s
V0out
V0out
XV0out
XV0out
XV0s
XV0in
XV0in
XV0in
XV0in
Vgout
Vgout
Vgs
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
VSS
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
660
COM 26
610
609
COM 126
DUMMY
597
DUMMY
596
595
SEG383
SEG382
214
213
SEG1
SEG0
212
DUMMY
200
199
DUMMY
COM 127
149
COM 27
2009/10
ST7687S
A1c –68-8bit parallel interlace Mode
1.8V/2.8V
2.4V℃VDDA℃3.3V
FPC
ITO
61
62
VSS 2
VSS 4
VSS 4
VSS 4
VREF
VDD3
VDD3
VDD4
VDD4
VDD5
VDD5
VDD5
VDD5
VDD5
VDD5
VDD2
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
VDD2
VSS2
93
94
…
VSS
VSS 2
COM 24
C4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
VSS
…
VDDA
…
C3
C2
C1
148
COM 1
COM 25
179/195
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
Ver1.4
VSS2
Vm
Vm
Vm
Vm
Vm
Vm
V0in
V0in
V0in
V0in
V0s
V0out
V0out
XV0out
XV0out
XV0s
XV0in
XV0in
XV0in
XV0in
Vgout
Vgout
Vgs
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
VSS
660
COM 26
610
609
COM 126
DUMMY
597
DUMMY
596
595
SEG383
SEG382
214
213
SEG1
SEG0
212
DUMMY
200
199
DUMMY
COM 127
149
COM 27
Gold bump face up
EXT
(Test point)
VSS
VPP
VPP
VPP
VPP
CL
CLS
VSS
VDD
INTVD1
A0
VDD
RW_WR
D0
D1
D2
D3
D4
D5
D6
D7
T1
T2
T3
T4
T5
T6
T7
T8
VSS
VDD
E_RD
RW_WR
A0
/RST
IF1
IF2
IF3
VSS
VDD
/CS
/EXT
TE
TCAP
VDD
VDD
VDD
VDD
VD1in
VD1in
VD1in
VD1in
VD1out
VD1out
VSS1
VSS1
VSS
661
VPP
(Test point)
A0
RW
D0
D1
D2
D3
D4
D5
D6
D7
E
/RST
/CS
VDDI
COM 0
HLL
H (internal OSC)
L
1uF/16V
1uF/25V
1uF/16V
1uF/16V (optional)
FPC
Interface
673
Typical VDDI
VDDA
IF[3:1]
CLS
INTVD1
C1
C2
C3
C4
2009/10
ST7687S
A1e –3-line serial interlace Mode
Typical VDDI
VDDA
IF[3:1]
CLS
INTVD1
C1
C2
C3
C4
1.8V/2.8V
2.4V℃VDDA℃3.3V
FPC
Interface
FPC
LHL
H (internal OSC)
L
1uF/16V
1uF/25V
1uF/16V
1uF/16V (optional)
ITO
VPP
(Test point)
SCL
SI
RST
/CS
EXT
(Test point)
VDDI
C4
VSS
VDDA
C3
C2
C1
Ver1.4
180/195
VSS
VPP
VPP
VPP
VPP
CL
CLS
VSS
VDD
INTVD1
A0
VDD
RW_WR
D0
D1
D2
D3
D4
D5
D6
D7
T1
T2
T3
T4
T5
T6
T7
T8
VSS
VDD
E_RD
RW_WR
A0
/RST
IF1
IF2
IF3
VSS
VDD
/CS
/EXT
TE
TCAP
VDD
VDD
VDD
VDD
VD1in
VD1in
VD1in
VD1in
VD1out
VD1out
VSS1
VSS1
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
VSS
VSS 2
61
62
VSS 2
VSS 4
VSS 4
VSS 4
VREF
VDD3
VDD3
VDD4
VDD4
VDD5
VDD5
VDD5
VDD5
VDD5
VDD5
VDD2
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
VDD2
VSS2
93
94
VSS2
Vm
Vm
Vm
Vm
Vm
Vm
V0in
V0in
V0in
V0in
V0s
V0out
V0out
XV0out
XV0out
XV0s
XV0in
XV0in
XV0in
XV0in
Vgout
Vgout
Vgs
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
VSS
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
660
COM 26
610
609
COM 126
DUMMY
597
DUMMY
596
595
SEG383
SEG382
214
213
SEG1
SEG0
212
DUMMY
200
199
DUMMY
COM 127
149
COM 27
2009/10
ST7687S
A1f – 4-line serial interlace Mode
1.8V/2.8V
2.4V℃VDDA℃3.3V
FPC
Interface
FPC
ITO
RST
/CS
VDDI
C4
VSS
VSS 2
61
62
VSS 2
VSS 4
VSS 4
VSS 4
VREF
VDD3
VDD3
VDD4
VDD4
VDD5
VDD5
VDD5
VDD5
VDD5
VDD5
VDD2
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
VDD2
VSS2
93
94
…
VSS
…
VDDA
…
C3
C2
C1
148
COM 1
COM 25
181/195
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
Ver1.4
VSS2
Vm
Vm
Vm
Vm
Vm
Vm
V0in
V0in
V0in
V0in
V0s
V0out
V0out
XV0out
XV0out
XV0s
XV0in
XV0in
XV0in
XV0in
Vgout
Vgout
Vgs
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
VSS
660
COM 26
610
609
COM 126
DUMMY
597
DUMMY
596
595
SEG383
SEG382
214
213
SEG1
SEG0
212
DUMMY
200
199
DUMMY
COM 127
149
COM 27
Gold bump face up
EXT
(Test point)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
COM 24
SCL
SI
A0
VSS
VPP
VPP
VPP
VPP
CL
CLS
VSS
VDD
INTVD1
A0
VDD
RW_WR
D0
D1
D2
D3
D4
D5
D6
D7
T1
T2
T3
T4
T5
T6
T7
T8
VSS
VDD
E_RD
RW_WR
A0
/RST
IF1
IF2
IF3
VSS
VDD
/CS
/EXT
TE
TCAP
VDD
VDD
VDD
VDD
VD1in
VD1in
VD1in
VD1in
VD1out
VD1out
VSS1
VSS1
VSS
661
VPP
(Test point)
COM 0
LHH
H (internal OSC)
L
1uF/16V
1uF/25V
1uF/16V
1uF/16V (optional)
673
Typical VDDI
VDDA
IF[3:1]
CLS
INTVD1
C1
C2
C3
C4
2009/10
ST7687S
A1g –80-8bit parallel interlace Mode while typical Vddi=3V/3.3V
Typical VDDI
VDDA
IF[3:1]
CLS
INTVD1
C1
C2
C3
C4
R1
3V/3.3V
2.4V℃VDDA℃3.3V
HHL
H (internal OSC)
H
1uF/16V
1uF/25V
1uF/16V
1uF/16V
200kΩ
FPC
Interface
FPC
ITO
VPP
(Test point)
A0
WR
D0
D1
D2
D3
D4
D5
D6
D7
RD
/RST
/CS
VDDI
EXT
(Test point)
R1
VSS
VPP
VPP
VPP
VPP
CL
CLS
VSS
VDD
INTVD1
A0
VDD
RW_WR
D0
D1
D2
D3
D4
D5
D6
D7
T1
T2
T3
T4
T5
T6
T7
T8
VSS
VDD
E_RD
RW_WR
A0
/RST
IF1
IF2
IF3
VSS
VDD
/CS
/EXT
TE
TCAP
VDD
VDD
VDD
VDD
VD1in
VD1in
VD1in
VD1in
VD1out
VD1out
VSS1
VSS1
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
VSS
VSS 2
61
62
VSS 2
VSS 4
VSS 4
VSS 4
VREF
VDD3
VDD3
VDD4
VDD4
VDD5
VDD5
VDD5
VDD5
VDD5
VDD5
VDD2
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
VDD2
VSS2
93
94
660
COM 26
610
609
COM 126
DUMMY
597
DUMMY
596
595
SEG383
SEG382
214
213
SEG1
SEG0
212
DUMMY
200
199
DUMMY
COM 127
149
COM 27
C4
VSS
VDDA
C3
C2
C1
Ver1.4
182/195
VSS2
Vm
Vm
Vm
Vm
Vm
Vm
V0in
V0in
V0in
V0in
V0s
V0out
V0out
XV0out
XV0out
XV0s
XV0in
XV0in
XV0in
XV0in
Vgout
Vgout
Vgs
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
VSS
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
2009/10
ST7687S
A1h – 4-line serial interlace Mode while typical Vddi=3V/3.3V
3V/3.3V
2.4V℃VDDA℃3.3V
FPC
Interface
FPC
ITO
RST
/CS
EXT
(Test point)
R1
C4
VSS
VSS 2
61
62
VSS 2
VSS 4
VSS 4
VSS 4
VREF
VDD3
VDD3
VDD4
VDD4
VDD5
VDD5
VDD5
VDD5
VDD5
VDD5
VDD2
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
VDD2
VSS2
93
94
…
VSS
…
VDDA
…
C3
C2
C1
148
COM 1
COM 25
183/195
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
Ver1.4
VSS2
Vm
Vm
Vm
Vm
Vm
Vm
V0in
V0in
V0in
V0in
V0s
V0out
V0out
XV0out
XV0out
XV0s
XV0in
XV0in
XV0in
XV0in
Vgout
Vgout
Vgs
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
Vgin
VSS
660
COM 26
610
609
COM 126
DUMMY
597
DUMMY
596
595
SEG383
SEG382
214
213
SEG1
SEG0
212
DUMMY
200
199
DUMMY
COM 127
149
COM 27
Gold bump face up
VDDI
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
COM 24
SCL
SI
A0
VSS
VPP
VPP
VPP
VPP
CL
CLS
VSS
VDD
INTVD1
A0
VDD
RW_WR
D0
D1
D2
D3
D4
D5
D6
D7
T1
T2
T3
T4
T5
T6
T7
T8
VSS
VDD
E_RD
RW_WR
A0
/RST
IF1
IF2
IF3
VSS
VDD
/CS
/EXT
TE
TCAP
VDD
VDD
VDD
VDD
VD1in
VD1in
VD1in
VD1in
VD1out
VD1out
VSS1
VSS1
VSS
661
VPP
(Test point)
COM 0
LHH
H (internal OSC)
H
1uF/16V
1uF/25V
1uF/16V
1uF/16V
200kΩ
673
Typical VDDI
VDDA
IF[3:1]
CLS
INTVD1
C1
C2
C3
C4
R1
2009/10
ST7687S
A2 – Power on flow and sequence:
Power On
Keeping the /RES Pin = "L" and
waiting for stabilizing the Power
/RES Pin="H" and wait a minute ( tR > 120ms )
Initial LCM
display off
sleep out
Vop setting
booster control
function setting
write DDRAM
Display on
Normal operating
TrTW
TrTW >=0
VDDI
(Digital)
VDDA
(Analog)
tRW
/RES
tRW > 10 us
Internal
State
Power On
Reset
Initial LCM
TrTW
TrTW >=0
VDDI
(Digital)
VDDA
(Analog)
tRW
/RES
tRW > 10 us
Internal
State
Ver1.4
Power On
Reset
184/195
Initial LCM
2009/10
ST7687S
A3 – Power off flow and sequence
Normal operating
Keeping /RES pin=”L”
Wait power turning off (tR>120ms)
Turn off power (Vdd & Vdd2)
Power off
tfPW
VDDI
(Digital)
tfPW >=0
VDDA
(Analog)
tpfall
/RES
tR
Internal
State
Reset
Normal operating
tR=120ms
Power Off
Keep the /RES = Low
Note:
1.
When turning VDDA OFF, the falling time should follow the specification:
tPfall ≤ 300msec
2.
If the power off flow cannot meet this specification, it’s recommend to use the resistor shown as blow.
Ver1.4
185/195
2009/10
ST7687S
A4 –EEPROM Burning Flow:
Power on
HW Reset
Delay 120ms
Push into program flow
Initial LCD Module for checking performance
void INITIAL_7687s (void)
Key
P
Show image and
fine tune Vop
void Fine_Tune_Vop(void)
/EXT connect to VSS
Key
+
-
VPP connect to 21V
Adjustment
Erase EEPROM
void Erase_EEPROM_7687s (void)
EEPROM write
void EEPwrite_7687s (void)
Remove 21V from VPP
Remove VSS from /EXT
HW reset
Delay 120ms
Initial LCD Module for checking performance
void INITIAL_7687s (void)
Ver1.4
186/195
2009/10
ST7687S
A5 –Software coding flow:
void INITIAL_7687S_code (void)
{
//-----------------------------Disable Auto read ------------------------------------//
Write(COMMAND,0XD7);
// Disable auto read
Write(DATA,0x9F);
//-----------------------------Read Data From EEPROM------------------------//
Write(COMMAND,0xE0);
// EE control in
Write(DATA,0x00);
delayms(200);
// Delay 200ms
Write(COMMAND,0xE3);
// Read from EEPROM
delayms(200);
// Delay 200ms
Write(COMMAND,0xE1);
// EEPORM control out
//---------------------------------- Sleep OUT ---------------------------------------//
Write(COMMAND, 0x28 );
// display off
Write(COMMAND, 0x11 );
// Sleep Out
delayms(50);
//Delay 50ms
//--------------------------------Vop Setting------------------------------------------//
Write(COMMAND,0xC0);
//Vop setting
Write(DATA, 0x12);
//Vop = 14.56V
Write(DATA, 0x01);
// base on Module
//--------------------------------Set
Register---------------------------------------//
Write(COMMAND,0xC3);
// Bias selection
Write(DATA,0x04);
// 1/8 Bias
Write(COMMAND,0xC4);
// Booster setting
Write(DATA,0x07);
// Booster X 8
Write(COMMAND,0xE8);
// Low voltage mode setting
Write(DATA,0x8D);
//
Write(DATA,0x0D);
//
Write(DATA,0x1C);
//
Write(COMMAND,0xCB);
// Vg source control
Write(DATA,0x01);
// Vg from 2xVdda
Write(COMMAND,0x36);
// Memory data access control
Write(DATA,0x80);
//
Ver1.4
187/195
2009/10
ST7687S
Write(COMMAND,0xB5);
// N-line Setting
Write(DATA,0x04);
//
Write(COMMAND,0xBD);
//cross talk compensation setting
Write(DATA,0x04);
//
Write(COMMAND,0xD0);
// Analog circuit setting
Write(DATA,0x1D);
//
Write(COMMAND,0x25);
// Write Contrast
Write(DATA,0x3F);
//
Write(COMMAND,0x3A);
// Interface Pixel Format
Write(DATA,0x05);
//16bits/pixel
Write(COMMAND,0xB0);
//Display Duty Setting
Write(DATA,0x7F);
// Duty = 128 duty
Write(COMMAND,0x2A);
// Column address setting
Write(DATA,0x00);
// 0~127
Write(DATA,0x7F);
Write(COMMAND,0x2B);
// Row address setting
Write(DATA,0x00);
// 0~127
Write(DATA,0x7F);
void gamma (void);
void TC_setting (void);
Write(COMMAND,0x29);
// Display On
}
//--------------------------------------Set
void gamma (void)
{
Write(COMMAND,0xF9);
Gamma------------------------------------------//
// Set frame RGB value
Write(DATA,0x00);
Write(DATA,0x02);
Write(DATA,0x04);
Write(DATA,0x06);
Write(DATA,0x08);
Write(DATA,0x0A);
Write(DATA,0x0C);
Write(DATA,0x0E);
Ver1.4
188/195
2009/10
ST7687S
Write(DATA,0x10);
Write(DATA,0x12);
Write(DATA,0x14);
Write(DATA,0x16);
Write(DATA,0x18);
Write(DATA,0x1A);
Write(DATA,0x1C);
Write(DATA,0x1E);
}
//---------------------------------TC setting--------------------------------------//
void TC_setting (void)
{
Write(COMMAND,0xF4);
//TC setting
Write(DATA,0xFF);
Write(DATA,0x49);
Write(DATA,0x23);
Write(DATA,0x02);
Write(DATA,0x00);
Write(DATA,0x42);
Write(DATA,0x75);
Write(DATA,0x87);
}
void Fine_Tune_Vop(void)
{
//------------------------------------- Show Map ----------------------------------------------Show_Image();
//Display a image
//------------------------------------ Display ON ----------------------------------------------Write(COMMAND, 0x29 );
// Display On
//--------------------------------Fine tune Vop offset---------------------------------------Write( COMMAND, 0xC1);
//Fine tuning Vop here by command
or
Write( COMMAND, 0xC2);
0xc1(VopOffsetInc),0xc2(VopOffsetDec).
}
void Erase_EEPROM_7687S (void)
Ver1.4
189/195
2009/10
ST7687S
{
//--------------------------------------display off------------------------------------//
Write(COMMAND,0x28);
//Display off
delayms(50);
// Delay 50ms
//---------------------------EEPROM Erase mode--------------------------------//
Write(COMMAND,0xF0);
// Frame Freq. in Temp range A,B,C and D
Write(DATA, 0x12);
Write(DATA, 0x12);
Write(DATA, 0x12);
Write(DATA, 0x12);
Write(COMMAND,0xE5);
// Programmable rom setting
Write(DATA, 0x0F);
Write(COMMAND,0xE0);
//EEPROM control in
Write(DATA, 0x20);
delayms(100);
//Delay 100ms
Write(COMMAND,0xFA);
//EEPORM Erase mode
Write(DATA, 0x0C);
delayms(100);
//Delay 100ms
Write(COMMAND,0xFB);
// Erase EEPORM
delayms(250);
//delay 250ms
Write(COMMAND,0xE1);
//EEPROM control out
}
void EEPwrite_7687S (void)
{
//--------------------------------------display off------------------------------------//
Write(COMMAND,0x28);
// Display off
delayms(50);
// Delay 50ms
//---------------------------EEPROM write mode--------------------------------//
Write(COMMAND,0xF0);
// Frame Freq. in Temp range A,B,C and D
Write(DATA, 0x12);
Write(DATA, 0x12);
Write(DATA, 0x12);
Ver1.4
190/195
2009/10
ST7687S
Write(DATA, 0x12);
Write(COMMAND,0xE5);
// Programmable rom setting
Write(DATA, 0x0F);
Write(COMMAND,0xE0);
//EEPROM control in
Write(DATA, 0x20);
delayms(100);
//Delay 100ms
Write(COMMAND,0xFA);
// EEPORM Function selection
Write(DATA, 0x0A);
delayms(100);
//Delay 100ms
Write(COMMAND,0xE2);
// Write to EEPROM
delayms(250);
//delay 250ms
Write(COMMAND,0xE1);
//EEPROM control out
}
Note:
#1
If the Vop and display performance is not suitable after burning EEPROM，the Vop has to fine tune again.
#2
In this section”+” & “-“ key button, please execute Write(COMMAND,0xC1) to increase one step at Vop and execute
Write(COMMAND,0xC2) to decrease one step at Vop, if necessary.
#3
The TC is turn on in burning flow. If LCD module is too dark or bright, it’s an effect of backlight.
Ver1.4
191/195
2009/10
ST7687S
A6 –ESD Protection:
For ESD protection of the LCM, here are some recommendations:
1. RST (Reset pin): Please increase the resistance of this pin.
IC Side
ITO
IF1
R
/RST
A0
2. ESD Protection Ring: “Shielding Ground” is the first protection of ESD. By
connecting the “Blue” (ITO) ring to the FPC, the protection ring is finished.
Ver1.4
192/195
2009/10
ST7687S
A7 –Timing sequence of each power level in initial and program flow:
Note:
#1 VPP pad can have 21V only when Vddi and Vdda have power.
#2
Reset signal can not be low level in program period.
Ver1.4
193/195
2009/10
ST7687S
A8 –Suggestion circuit:
Vdd
Voltage
Regulator
Power
Supply
8051 Board
7687s
/EXT
Vpp
R
Relay
Note:
#1
In order to accomplish VPP pad have 21v only when vddi and vdda have power and /ext pad connect to vss in programming
period, the EEPROM programming system suggestion is shown above that use relay controlled by mcu to achieve controlling
VPP and /ext power level by software.
#2 Resistor R between relay and VPP pad can weaken the power of glitch generated from switch bounce. Suggestion value of R
is about 400Ω~600Ω.
Ver1.4
194/195
2009/10
ST7687S
ST7687S Serial Specification Revision History
Version
Date
0.x
Ver1.4
Description
Preliminary version
1.0
2008/12
First issue
1.1
2009/1
Fix type error in command 0xE5
1.2
2009/6
Modify the voltage of VPP from 18v to 21v and regonized as
ST7687S-G4-2.
1.3
2009/8
Specify command 0xEC
1.4
2009/10
Specify the height and hardness of ST7687S-G4-3
195/195
2009/10