GENESYS GL861

Genesys Logic, Inc.
GL861
USB 2.0 Controller for
PC-DTV Application
Datasheet
Preliminary Revision 1.01
Dec. 27, 2005
GL861 USB 2.0 Controller for PC-DTV
Copyright:
Copyright © 2005 Genesys Logic Incorporated. All rights reserved. No part of the materials may be
reproduced in any form or by any means without prior written consent of Genesys Logic Inc..
Disclaimer:
ALL MATERIALS ARE PROVIDED "AS IS" WITHOUT EXPRESS OR IMPLIED WARRANTY OF ANY
KIND. NO LICENSE OR RIGHT IS GRANTED UNDER ANY PATENT OR TRADEMARK OF
GENESYS LOGIC INC.. GENESYS LOGIC HEREBY DISCLAIMS ALL WARRANTIES AND
CONDITIONS IN REGARD TO MATERIALS, INCLUDING ALL WARRANTIES, IMPLIED OR
EXPRESS, OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, AND
NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. IN NO EVENT SHALL GENESYS LOGIC
BE LIABLE FOR ANY DAMAGES INCLUDING, WITHOUT LIMITATION, DAMAGES RESULTING
FROM LOSS OF INFORMATION OR PROFITS. PLEASE BE ADVISED THAT THE MATERIALS
MAY CONTAIN ERRORS OR OMMISIONS. GENESYS LOGIC MAY MAKE CHANGES TO THE
MATERIALS OR TO THE PRODUCTS DESCRIBED THEREIN AT ANY TIME WITHOUT NOTICE.
Trademarks:
is a registrated trademark of Genesys Logic Inc..
All trademarks are the properties of their respective owners.
Office:
Genesys Logic, Inc.
12F, No. 205, Sec. 3, Beishin Rd., Shindian City,
Taipei, Taiwan
Tel: (886-2) 8913-1888
Fax: (886-2) 6629-6168
http://www.genesyslogic.com
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 2
GL861 USB 2.0 Controller for PC-DTV
Revision History
Revision
Date
Description
1.00
2005/6/15
1.01
2005/12/27 Remove application circuit
First lease
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 3
GL861 USB 2.0 Controller for PC-DTV
TABLE OF CONTENTS
CHAPTER 1
GENERAL DESCRIPTION................................................. 6
CHAPTER 2
FEATURES ........................................................................... 7
CHAPTER 3
PIN ASSIGNMENT .............................................................. 8
3.1 PINOUT .................................................................................................... 8
3.2 PIN LIST ................................................................................................ 10
3.3 PIN DESCRIPTIONS ................................................................................ 12
CHAPTER 4
FUNCTIONAL DESCRIPTION ........................................ 14
4.1 FUNCTION BLOCK ................................................................................. 14
4.2 OPERATION MODE ................................................................................ 15
CHAPTER 5
ELECTRICAL CHARACTERISTICS.............................. 16
5.1 MAXIMUM RATINGS .............................................................................. 16
5.2 DC CHARACTERISTICS.......................................................................... 16
CHAPTER 6
PACKAGE DIMENSION................................................... 17
CHAPTER 7
ORDERING INFORMATION........................................... 19
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 4
GL861 USB 2.0 Controller for PC-DTV
LIST OF FIGURES
FIGURE 3.1 - 100 PIN QFP PINOUT DIAGRAM ..................................................................8
FIGURE 3.2 - 48 PIN LQFP PINOUT DIAGRAM .................................................................9
FIGURE 4.1 - BLOCK DIAGRAM ......................................................................................14
FIGURE 6.1 - GL861 100 PIN QFP PACKAGE .................................................................17
FIGURE 6.2 - GL861 48 PIN LQFP PACKAGE ................................................................18
LIST OF TABLE
TABLE 3.1 - 100-PIN QFP PIN LIST ................................................................................10
TABLE 3.2 - 48-PIN LQFP PIN LIST ...............................................................................11
TABLE 3.3 - 100-PIN QFP PIN DESCRIPTIONS ................................................................12
TABLE 3.4- 48-PIN LQFP PIN DESCRIPTIONS ................................................................13
TABLE 5.1 - MAXIMUM RATINGS ...................................................................................16
TABLE 5.2 - DC CHARACTERISTICS EXCEPT USB SIGNALS ...........................................16
TABLE 8.1 - ORDERING INFORMATION...........................................................................19
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 5
GL861 USB 2.0 Controller for PC-DTV
CHAPTER 1
GENERAL DESCRIPTION
The GL861 is a high performance USB 2.0 controller for PC-DTV application. With the Genesys Logic’s
highly recognized self-developed USB high-speed transceiver, GL861 provides up to 480Mbps bandwidth for
fulfilling the mass bandwidth demand of video transferring. GL861 also supports USB isochronous mode to
provide certain bandwidth to insure user can get satisfied usage experience on video application even running
high bandwidth consumption devices concurrently. The GL861’s low power consumption, low operation
temperature characteristics also make it easy to implement a high quality bus-power DTV or any DTV combo
devices without worrying about the thermal or power scarcity issues caused by USB controller.
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 6
GL861 USB 2.0 Controller for PC-DTV
CHAPTER 2
FEATURES
l
USB specification compliance
- Complies with 480Mbps Universal Serial Bus specification rev. 2.0.
- Complies with 12Mbps Universal Serial Bus specification rev. 2.0.
- Support USB 2.0 Isochronous Video pipe to 24MB/s.
l
Demodulator interface
- MPEG2-TS
l
Demux built-in
- 34 PID filtering
l
Non-processing video streaming (USB High-speed connection)
l
Support 4 USB endpoints
- Endpoint 0: Control PIPE.
- Endpoint 1: Isochronous/Bulk data in (configurable).
- Endpoint 2: Interrupt OUT.
- Endpoint 3: Interrupt IN.
l
Embedded 8052 micro-controller
- Operate @ 15 MHz clock.
- 8K ROM.
l
Support firmware stored in external FLASH memory for development of customer’s firmware
l
Support USB remote wakeup.
l
Maximum 15 GPIO ports.
l
3.3V operation.
l
Capability to support on-line download program
l
Available in 100-pin QFP and 48-pin LQFP package.
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 7
GL861 USB 2.0 Controller for PC-DTV
CHAPTER 3
PIN ASSIGNMENT
3.1 Pinout
Figure 3.1 - 100 Pin QFP Pinout Diagram
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 8
GL861 USB 2.0 Controller for PC-DTV
Figure 3.2 - 48 Pin LQFP Pinout Diagram
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 9
GL861 USB 2.0 Controller for PC-DTV
3.2 Pin List
Two package types:
Type 1
l 100-pin QFP package with built-in ICE and flash memory interface
l 15 GPIO pins
Type 2
l 48-pin LQFP package
l 12 GPIO pins
Table 3.1 - 100-Pin QFP Pin List
Pin#
Pin Name Type Pin#
Pin Name Type Pin#
Pin Name Type Pin#
Pin Name Type
1
NC
-
26 GND
P
51 NC
-
76 TEST
I
2
DTV_DAT4
I
27 DVDD
P
52 NC
-
77 DVDDO
P
3
DTV_DAT5
I
28 NC
-
53 DVDD33
P
78 GND
P
4
DTV_DAT6
I
29 NC
-
54 X1
I
79 DVDD33
P
5
DTV_DAT7
I
30 HRST_
I
55 X2
I/O
80 NC
-
6
FSH_OEB
I
31 GPIO12
I/O
56 GND
81 DVDD
P
7
FSH_WEB
I
32 GPIO13
I/O
57 GPIO4
I/O
82 GND
P
8
FSH_ADR0
I/O
33 EXTCPU
I
58 GPIO5
I/O
83 DTV_DAT0
I
9
FSH_ADR1
I/O
34 GPIO14
I/O
59 GPIO6
I/O
84 DTV_DAT1
I
10 GPIO0
I/O
35 NC
-
60 GPIO7
I/O
85 DTV_DAT2
I
11 GPIO1
I/O
36 NC
-
61 GPIO8
I/O
86 DTV_DAT3
I
12 GPIO2
I/O
37 FSH_ADR6
I/O
62 GPIO9
I/O
87 GPIO10
I/O
13 GPIO3
I/O
38 FSH_ADR7
I/O
63 FSH_DAT4
I/O
88 GPIO11
I/O
14 FSH_ADR2
I/O
39 DVDD
P
64 FSH_DAT5
I/O
89 FSH_DAT0
I/O
15 FSH_ADR3
I/O
40 GND
P
65 NC
-
90 FSH_DAT1
I/O
16 FSH_ADR4
I/O
41 GND
P
66 NC
-
91 FSH_DAT2
I/O
17 FSH_ADR5
I/O
42 GND
P
67 FSH_DAT6
I/O
92 FSH_DAT3
I/O
P
68 FSH_DAT7
I/O
93 FSH_ADR12
I/O
P
18 NC
-
43 AVDD33
19 NC
-
44 DM
I/O
69 NC
-
94 FSH_ADR13
I/O
20 NC
I
45 DP
I/O
70 NC
-
95 FSH_ADR14
I/O
21 DTV_ERR
I
46 GND
P
71 FSH_ADR8
I/O
96 FSH_ADR15
I/O
22 NC
-
47 GND
P
72 FSH_ADR9
I/O
97 DTV_DP
I
23 NC
-
48 RREF
73 FSH_ADR10
I/O
98 DTV_STR
I
24 NC
-
49 AVDD33
P
74 FSH_ADR11
I/O
99 GND
P
25 NC
-
50 AVDD33
P
75 DTV_CLK
I/O 100 DVDD33
©2000-2005 Genesys Logic Inc. - All rights reserved.
P
Page 10
GL861 USB 2.0 Controller for PC-DTV
Table 3.2 - 48-Pin LQFP Pin List
Pin#
Pin Name Type Pin#
Pin Name Type Pin#
1
DVDD33
P
13 HRST_
I
2
DTV_DAT4
I
14 GPIO13
3
DTV_DAT5
I
4
DTV_DAT6
5
DTV_DAT7
6
Pin Name Type Pin#
Pin Name Type
25 DVDD33
P
37 DVDDO
P
I/O
26 X1
I
38 GND
P
15 GPIO14
I/O
27 X2
I/O
39 DVDD33
P
I
16 DVDD
P
28 GND
40 DVDD
P
I
17 GND
P
29 GPIO4
I/O
41 GND
P
GPIO0
I/O
18 GND
P
30 GPIO5
I/O
42 DTV_DAT0
I
7
GPIO1
I/O
19 AVDD33
P
31 GPIO6
I/O
43 DTV_DAT1
I
8
GPIO2
I/O
20 DM
I/O
32 GPIO7
I/O
44 DTV_DAT2
I
9
GPIO3
I/O
21 DP
I/O
33 GPIO8
I/O
45 DTV_DAT3
I
10 DTV_ERR
P
22 GND
P
34 GPIO9
I/O
46 DTV_DP
I/O
11 GND
P
23 RREF
A
35 DTV_CLK
I/O
47 DTV_STR
I/O
12 DVDD
P
24 AVDD33
P
36 TEST
©2000-2005 Genesys Logic Inc. - All rights reserved.
P
I
48 GND
P
Page 11
GL861 USB 2.0 Controller for PC-DTV
3.3 Pin Descriptions
Table 3.3 - 100-Pin QFP Pin Descriptions
Pin Name
Pin#
Type
77
P
1.8V output
27,39,81
P
1.8V core power
DTV_DAT0~7 83~86,2~5
I
FSH_OEB
6
I
FSH_WEB
7
I
MPEG2-TS data bit 0~7
Read strobe of ICE /Output enable for flash memory. Low
active
Write strobe of ICE /Write enable for flash memory. Low
active.
DVDDO
DVDD
8,9,14~17,
FSH_ADR0~15 37,38,71~74,
I/O
93~96
Description
Port 0 and Port 2 for ICE mode/ Address of flash
memory
I/O
GPIO0~14
DTV_ERR
GND
10~13,57~62, (pu: GPIO0, 1,
15 GPIOs
87,88,31,32,34 7, 8, 12, 13, 14
21
26,40,41,42,
46,47,56,78,
82,99
pd: GPIO3, 10)
I
Error indication for MPEG2-TS stream
P
Ground
HRST_
30
EXTCPU
33
I
(pu)
I
AVDD33
43,49,50
P
DM
44
I/O
USB D-
DP
45
I/O
USB D+
RREF
48
A
Reference R
X1
54
I
12M crystal in
X2
55
O
12M crystal out
FSH_DAT4
63
I/O
Data bus of flash memory/ ALE signal of ICE
64,67,68
I/O
Data bus of flash memory
DTV_CLK
75
MPEG clock input from demodulator
TEST
76
FSH_DAT0
89
I
I
(pd)
I/O
FSH_DAT1
90
I/O
Data bus of flash memory/ RST pin for ICE mode
FSH_DAT2
91
I/O
Data bus of flash memory/ Interrupt 0 of ICE mode
FSH_DAT3
92
I/O
Data bus of flash memory/ Interrupt 1 of ICE mode
DTV_DP
97
I
MPEG data valid from demodulator
DTV_STR
98
I
MPEG packet start from demodulator
53,79,100
P
3.3V power
-
No connection
FSH_DAT5~7
DVDD33
Hardware reset, low active
Use external CPU mode for ICE development.
3.3V analog power
Test mode
Data bus of flash memory/ Clock output for ICE
1,18~20,22~25,
NC
28,29,35,36,51
,52,65,66,69,70
,80
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 12
GL861 USB 2.0 Controller for PC-DTV
Table 3.4- 48-Pin LQFP Pin Descriptions
Pin Name
Pin#
Type
37
P
1.8V output
12,16,37,40
P
1.8V core power
DTV_DAT0~7 42~45,2~5
I
MPEG2-TS data bit 0~7
DVDDO
DVDD
GPIO0~9,
13,14
DTV_ERR
I/O
6~9,29~34, (pu: GPIO0, 1,
14,15
7, 8, 13, 14
pd: GPIO10)
Description
12 GPIOs
10
I
Error indication for MPEG2-TS stream
GND
11,17,18,22,
28,38,41,48
P
Digital ground
HRST
13
I
(pu)
19,24
P
DM
20
I/O
USB D-
DP
21
I/O
USB D=
RREF
23
A
Reference R
X1
26
I
12M crystal in
X2
27
I/O
12M crystal out
DTV_CLK
35
I
TEST
36
I
(pd)
Test mode
DVDD33
1,25,39
P
3.3V power
DTV_DP
46
I
MPEG data valid from demodulator
DTV_STR
47
I
MPEG packet start from demodulator
AVDD33
Notation:
Type
O
I
P
A
pu
pd
Hardware reset, low active
Analog power
MPEG clock input from demodulator
Output
Input
Power / Ground
Analog
Internal pull up
Internal pull down
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 13
GL861 USB 2.0 Controller for PC-DTV
CHAPTER 4
FUNCTIONAL DESCRIPTION
4.1 Function Block
Figure 4.1 - Block Diagram
l
DTV Interface
GL861 can link with various MPEG2-TS demodulators on market for DTV terrestrial application.
GL861 also builds in PID filter for channel demultiplex operation. That will make USB full speed
application more realizable and no extra component is needed. This function can filter totally 34 PID by
setting.
l
TXFIFO
GL861 builds in 6K bytes internal buffer for high bandwidth application. This 6K internal buffer can be
used as transmitted buffer of isochronous pipe or bulk pipe.
l
PIE
PIE handles the USB protocol defined in chapter 8 of USB specification Revision 2.0. It co-works with
CPU to play the role of the chip’s kernel. The main functions of PIE include the state machine of USB
protocol flow, CRC check, PID error check, and timeout check. Unlike USB1.1, bit stuffing/de-stuffing
is implemented in UTMI, not in PIE.
l
USB 2.0 PHY (UTMI )
UTMI handles the low level USB protocol and signaling. It’s designed based on the Intel’s UTMI
specification 1.01. The major functions of UTMI logic are to handle the data and clock recovery, NRZI
encoding/decoding, Bit stuffing /de-stuffing, supporting USB2.0 test modes, and serial/parallel
conversion.
l
CPU
CPU is the micro-processor unit of GL861. It is an 8-bit 8052 processor with 8K ROM and 256 bytes
RAM. It operates at 15Mhz clock to decode the USB command issued from host and then prepares the
data to respond to the host. In addition, μC can handle GPIO (general purpose I/O) settings and
reading content of EEPROM to support high flexibility for various configurations. These configurations
include self/bus power mode setting, individual/gang mode setting, downstream port number setting,
device removable/non-removable setting, and PID/VID setting.
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 14
GL861 USB 2.0 Controller for PC-DTV
4.2 Operation Mode
For customized firmware, flash memory can be used as external program memory of CPU. This is for
customer to develop their own firmware and only available for 100-pin package type.
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 15
GL861 USB 2.0 Controller for PC-DTV
CHAPTER 5
ELECTRICAL CHARACTERISTICS
5.1 Maximum Ratings
Table 5.1 - Maximum Ratings
Symbol
VIN
TA
FOSC
Parameter
3.3V Input Voltage
Min.
Max.
3.0
3.6
Ambient Temperature under bias
0
Unit
V
o
+100
C
12 MHz ± 500ppm
Frequency
5.2 DC Characteristics
Table 5.2 - DC Characteristics Except USB Signals
Symbol
Min.
Typ.
Max.
Unit
Power Dissipation
-
-
-
mA
VDD
Power Supply Voltage
3
3.3
3.6
V
VIL
LOW level input voltage
-
-
0.9
V
VIH
HIGH level input voltage
2.0
-
-
V
VTLH
LOW to HIGH threshold voltage
1.36
1.48
1.62
V
VTHL
HIGH to LOW threshold voltage
1.36
1.48
1.62
V
VOL
LOW level output voltage when IOL=8mA
-
-
0.4
V
VOH
2.4
-
-
V
-
-
-
µA
RDN
HIGH level output voltage when IOH=8mA
Leakage current for pads with internal pull up or pull
down resistor
Pad internal pull down resister
-
-
-
Ω
RUP
Pad internal pull up resister
-
-
-
Ω
PD
IOLK
Parameter
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 16
GL861 USB 2.0 Controller for PC-DTV
CHAPTER 6
PACKAGE DIMENSION
D
D1
D2
A
A2
51
102
103
-A-
50
Green
Package
Internal
No.
A1
0.05 s
-D-
-B-
Lot Code
31
30 4X
1
4X
e
b
D
Date Code
100
D
E
E1
E2
GL861
Code
AAAAAAAGAA No.
YWWXXXXXXXX
aaa C A-B D
bbb H A-B D
c
ddd M C A-B s D s
SEE
DETAIL "F"
-01
0D
-C- SEATING PLANE
ccc C
0- 2
CONTROL DIMENSIONS ARE IN MILLIMETERS.
MILLIMETER
INCH
SYMBOL
R1
MIN. NOM. MAX. MIN. NOM. MAX.
A
3.40
0.134
R2
A1
0.25
0.010
2.50 2.72 2.90 0.098 0.107 0.114
A2
D
23.20 BASIC
0.913 BASIC
GAGE PLANE
E
17.20 BASIC
0.677 BASIC
S
L
D1
20.00 BASIC
0.787 BASIC
0.25 mm
0- 3
E1
14.00 BASIC
0.551 BASIC
L1
D2
18.85 BASIC
0.742 BASIC
E2
12.35 BASIC
0.486 BASIC
DETAIL "F"
R1
0.13
0.005
R2
0.13
0.30 0.005
0.012
NOTES :
00
7
0
7
0- 1
0
0
1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD
PROTRUSION. ALLOWABLE PROTRUSION IS 0.25
0- 2
15 REF
15 REF
mm PER SIDE. D1 AND E1 ARE MAXIMUM
0- 3
15 REF
15 REF
PLASTIC BODY SIZE DIMENSIONS INCLUDING
c
0.11 0.15 0.23 0.004 0.006 0.009
MOLD MISMATCH.
L
0.73 0.88 1.03 0.029 0.035 0.041
L1
1.60 REF
0.063 REF
2.
DIMENSION b DOES NOT INCLUDE DAMBAR
S
0.20
0.008
PROTRUSION. ALLOWABLE DAMBAR
b
0.22 0.30 0.38 0.009 0.012 0.015
PROTRUSION SHALL NOT CAUSE THE LEAD
e
0.65 BASIC
0.026 BASIC
WIDTH TO EXCEED THE MAXIMUM b DIMENSION
TOLERANCES OF FORM AND POSITION
BY MORE THAN 0.08mm. DAMBAR CAN NOT BE
aaa
0.25
0.010
LOCATED ON THE LOWER RADIUS OR THE FOOT.
bbb
0.20
0.008
MINIMUM SPACE BETWEEN PROTRUSION AND
ccc
0.13
0.005
AN ADJACENT LEAD IS 0.07mm.
ddd
0.10
0.004
Figure 6.1 - GL861 100 Pin QFP Package
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 17
GL861 USB 2.0 Controller for PC-DTV
D
D1
A
D2
A2
25
36
37
Green
Package
GL861
AAAAAAAGAA
YWWXXXXXXXX
Date Code
B
Code
No.
Lot Code
48
13
12 4X
1
e
0-1
4X
b
bbb H A B D
C
ccc C
0-2
R1
R2
GAGE PLANE
0.25mm
S
L
0-3
NOTES :
1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD
PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm
PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY
SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
2. DIMENSION b DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE
MAXIMUM b DIMENSION BY MORE THAN 0.08mm.
DAMBAR CAN NOT BE LOCATED ON THE LOWER
RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN
PROTRUSION AND AN ADJACENT LEAD IS 0.07mm.
c
ddd M C A B s D s
0-
H
aaa C A B D
L1
E2
E
E1
24
Internal
No.
A
A1
0.05 S
D
SEATING
PLANE
CONTROL DIMENSIONS ARE IN MILLIMETERS.
MILLIMETER
INCH
SYMBOL
MIN. NOM. MAX. MIN. NOM. MAX.
A
1.60
0.063
A1
0.05
0.15 0.002
0.006
1.35
A2
1.40
1.45 0.053 0.055 0.057
D
9.00 BASIC
0.354 BASIC
E
9.00 BASIC
0.354 BASIC
D1
7.00 BASIC
0.276 BASIC
E1
7.00 BASIC
0.276 BASIC
D2
5.50 BASIC
0.217 BASIC
E2
5.50 BASIC
0.217 BASIC
R1
0.08
0.003
R2
0.08
0.20 0.003
0.008
00°
3.5°
7°
0°
3.5°
7°
0- 1
0°
0°
0- 2
11°
12°
13°
11°
12°
13°
0- 3
11°
12°
13°
11°
12°
13°
c
0.09
0.20 0.004
0.008
L
0.45
0.60
0.75 0.018 0.024 0.030
L1
1.00 REF
0.039 REF
S
0.20
0.008
b
0.17
0.20
0.27 0.007 0.008 0.011
e
0.50 BASIC
0.020 BASIC
TOLERANCES OF FORM AND POSITION
aaa
0.20
0.008
bbb
0.20
0.008
ccc
0.08
0.003
ddd
0.08
0.003
Figure 6.2 - GL861 48 Pin LQFP Package
©2000-2005 Genesys Logic Inc. - All rights reserved.
Page 18
GL861 USB 2.0 Controller for PC-DTV
CHAPTER 7
ORDERING INFORMATION
Table 8.1 - Ordering Information
Part Number
Package
GL861
100-pin QFP
GL861
48-pin LQFP
©2000-2005 Genesys Logic Inc. - All rights reserved.
Status
Page 19