74LVQ4066 QUAD BILATERAL SWITCH ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 0.4 ns (TYP.) at VCC = 3.3 V tPD = 0.1 ns (TYP.) at VCC = 5 V LOW POWER DISSIPATION: ICC = 2µA (MAX.) at TA=25°C LOW ”ON ” LOW RESISTANCE RON = 14Ω at VCC = 3.3V , II/O < 1 mA RON = 12Ω at VCC = 5.0V , II/O < 1 mA SINE WAVE DISTORTION : 0.04% at VCC = 3.3V , f = 1KHz OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 4066 IMPROVED LATCH-UP IMMUNITY DESCRIPTION The 74LVQ4066 is a low voltage CMOS QUAD BILATERAL SWITCH fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications and each switch is designed to handle both analog and digital signals. The switches permit signals with amplitudes up to Vcc (peak) to be transmitted in either direction SOP TSSOP ORDER CODES PACKAGE TUBE T&R SOP TSSOP 74LVQ4066M 74LVQ4066MTR 74LVQ4066TTR without relevant propagation delay and without generating additional ground bounce noise. It has an ON-Resistance which is greatly reduced in comparison with 74HC4066. It is provided of four individual enable inputs to control the switches; the switch is ON when the C input is held high and OFF (High Impedance) when C is held low. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity and transient excess voltage. PIN CONNECTION AND IEC LOGIC SYMBOLS January 2002 1/9 74LVQ4066 LOGIC DIAGRAM PIN DESCRIPTION PIN No SYMBOL NAME AND FUNCTION 1, 4, 8, 11 2, 3, 9, 10 1 to 4 I/O 1 to 4 O/I 13, 5, 6, 12 1C to 4C 7 GND VCC Independent Input/Output Independent Output/Input Enable Input (Active HIGH) Ground (0V) 14 Positive Supply Voltage TRUTH TABLE A B H L ON OFF* (*) High Impedance ABSOLUTE MAXIMUM RATINGS Symbol V CC Parameter Supply Voltage VI DC Input Voltage VO DC Output Voltage Value Unit -0.5 to +7 V -0.5 to VCC + 0.5 -0.5 to VCC + 0.5 V V IIK DC Input Diode Current ± 20 mA IOK DC Output Diode Current ± 20 mA IO DC Output Current ICC or IGND DC VCC or Ground Current Storage Temperature Tstg TL Lead Temperature (10 sec) ± 50 mA ± 200 mA -65 to +150 °C 300 °C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied RECOMMENDED OPERATING CONDITIONS Symbol Parameter Unit Supply Voltage (note 1) 2 to 5.5 V VI Input Voltage 0 to VCC V VO Output Voltage Top Operating Temperature V CC dt/dv Input Rise and Fall Time on control pin VCC = 3.0V (note 2) 1) Truth Table guaranteed: 1.2V to 5.5V 2) VIN from 30% to 70%VCC 2/9 Value 0 to VCC V -55 to 125 °C 0 to 10 ns/V 74LVQ4066 DC SPECIFICATIONS Test Condition Symbol VIH Parameter High Level Input Voltage V IL Low Level Input Voltage R ON ON Resistance TA = 25°C VCC (V) Min. 3.3 (**) VI =VIH V I/O =VCC to GND II/O < 1mA 5.0(*) VI =VIH V I/O =VCC or GND II/O < 1mA 5.0(*) IOFF Difference of ON Resistance Between Switches Input/Output Leakage Current (SWITCH OFF) VI =VIH 3.0 to V I/O =VCC to GND 5.5 II/O < 1mA Max. -40 to 85°C -55 to 125°C Min. Min. Max. 0.7 VCC Unit Max. 0.7 VCC V 0.3 VCC 0.3 VCC 0.3 VCC 14 20 28 36 12 17 22 26 10.5 14 20 26 9.5 13 17 20 V Ω Ω 2 5.5 VOS = VCC to GND VIS = VCC to GND VI = VIL ± 0.1 ± 1.0 ± 1.0 µA 5.5 VOS = V CC to GND VI = VIH ± 0.1 ± 1.0 ± 1.0 µA 5.5 VI = VCC or GND ± 0.1 ± 1.0 ± 1.0 µA 5.5 VI = VCC or GND 2 20 20 µA IIZ Switch Input Leakage Current (SWITCH ON , OUTPUT OFF) IIN Control Input Leakage Current Quiescent Supply ICC Current (*)Voltage range is 5V ±0.5V (**)Voltage range is 3.3V ±0.3V Typ. 0.7 V CC 2.7 to 5.5 3.3 (**) R ON Value 3/9 74LVQ4066 AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 3ns) Test Condition Symbol t PD Parameter Delay Time Value TA = 25°C VCC (V) Min. 3.3(*) 5.0 (**) 3.3(*) 5.0 (**) 3.3(*) 5.0 (**) -55 to 125°C Min. Min. Max. 0.4 0.8 1.2 2.0 0.1 0.2 1.0 1.8 R L = 1 kΩ 2.5 2.0 4.0 4.0 5.0 5.0 7.0 7.0 ns R L = 1 kΩ 5.0 5.0 7.5 7.5 9.0 9.0 11.0 11.0 ns Output Enable Time tPLZ tPHZ Output Disable Time CIN Input Capacitance 5 CI/O Switch Terminal Capacitance Power Dissipation Capacitance (note 1) 10 3.3 Max. Unit Typ. tPZL tPZH C PD -40 to 85°C Max. pF pF 2.5 3 5.0 ns pF 1) CPD is defined as the value of the IC‘s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPDxVCCxfIN+ICC/4 (Switch). (*) Voltage range is 3.3V ± 0.3V (*) Voltage range is 5V ± 0.5V ANALOG SWITCH CHARACTERISTICS (GND = 0 V , TA = 25°C) Test Condition Symbol Parameter Sine Wave Distortion (THD) fMAX Frequency Response (Switch ON) VCC (V) VIN (Vp-p) 3.3 5.0(*) 3.3 2.75 4 5.0(*) Feed through 3.3 Attenuation (Switch OFF) 5.0(*) Crosstalk (Control Input to Signal Output) Crosstalk (Between Any Switches) (*) Voltage range is 5V ± 0.5V 4/9 3.3 5.0(*) 3.3 5.0(*) Value fIN = 1 KHz R L = 10KΩ C L = 50 pF Adjust fIN voltage to Obtain 0dBm at VOS. Increase fIN Frequency until dB Meter reads -3dB RL = 50Ω , CL = 10pF 0.04 0.04 150 180 VIN is centered at VCC/2. Adjust input for 0dBm R L = 600Ω, CL = 50pF, FIN = 1 MHz sine wave -60 -60 RL = 600Ω, CL = 50pF, fIN = 1MHz square wave 60 60 -60 -60 R L = 600Ω, CL = 50pF, f IN = 1MHz sine wave Unit % MHz dB mV dB 74LVQ4066 SWITCHING CARACTERISTICS TEST CIRCUIT CROSSTALK (control to output) BANDWIDTH AND FEEDTHROUGH ATTENUATION MAXIMUM CONTROL FREQUENCY 5/9 74LVQ4066 CHANNEL RESISTANCE (RON) 6/9 ICC (Opr.) 74LVQ4066 SO-14 MECHANICAL DATA DIM. mm. MIN. TYP A a1 inch MAX. MIN. TYP. 1.75 0.1 0.068 0.2 a2 MAX. 0.003 0.007 1.65 0.064 b 0.35 0.46 0.013 0.018 b1 0.19 0.25 0.007 0.010 C 0.5 0.019 c1 45° (typ.) D 8.55 8.75 0.336 0.344 E 5.8 6.2 0.228 0.244 e 1.27 0.050 e3 7.62 0.300 F 3.8 4.0 0.149 0.157 G 4.6 5.3 0.181 0.208 L 0.5 1.27 0.019 0.050 M S 0.68 0.026 8° (max.) PO13G 7/9 74LVQ4066 TSSOP14 MECHANICAL DATA mm. inch DIM. MIN. TYP A MAX. MIN. TYP. MAX. 1.2 A1 0.05 A2 0.8 b 0.047 0.15 0.002 0.004 0.006 1.05 0.031 0.039 0.041 0.19 0.30 0.007 0.012 c 0.09 0.20 0.004 0.0089 D 4.9 5 5.1 0.193 0.197 0.201 E 6.2 6.4 6.6 0.244 0.252 0.260 E1 4.3 4.4 4.48 0.169 0.173 0.176 1 e 0.65 BSC K 0° L 0.45 A 0.60 0.0256 BSC 8° 0° 0.75 0.018 8° 0.024 0.030 A2 A1 b e K c L E D E1 PIN 1 IDENTIFICATION 1 0080337D 8/9 74LVQ4066 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringe ment of patents or other righ ts of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this pub lication are subject to change without notice. Thi s pub lication supersedes and replaces all information previously supplied. STMicroelectronics prod ucts are not authori zed for use as critical components in life suppo rt devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Swit zerland - United Kingdom http://w ww.st.com 9/9