LP38512-ADJ 1.5A Fast-Transient Response Adjustable Low-Dropout Linear Voltage Regulator General Description Features The LP38512-ADJ Fast-Transient Response Low-Dropout Voltage Regulator offers the highest-performance in meeting AC and DC accuracy requirements for powering Digital Cores. The LP38512-ADJ uses a proprietary control loop that enables extremely fast response to change in line conditions and load demands. Output Voltage DC accuracy is guaranteed at 2.5% over line, load and full temperature range from -40°C to +125°C. The LP38512-ADJ is designed for inputs from the 2.5V, 3.3V, and 5.0V rail, is stable with 10 μF ceramic capacitors, and has an adjustable output voltage. The LP38512-ADJ provides excellent transient performance to meet the demand of high performance digital core ASICs, DSPs, and FPGAs found in highly-intensive applications such as servers, routers/switches, and base stations. ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 2.25V to 5.5V Input Voltage Range Adjustable Output Voltage Range of 0.5V to 4.5V 1.5A Output Load Current ±2.0% Accuracy over Line, Load, and Full-Temperature Range from -40°C to +125°C Stable with tiny 10 µF ceramic capacitors Enable pin Typically less than 1uA of Ground pin current in when Enable pin is low 25dB of PSRR at 100 kHz Over-Temperature and Over-Current Protection PSOP-8 and TO263 THIN Surface Mount Packages Applications ■ ■ ■ ■ ■ ■ Digital Core ASICs, FPGAs, and DSPs Servers Routers and Switches Base Stations Storage Area Networks DDR2 Memory Typical Application Circuit 30040901 © 2009 National Semiconductor Corporation 300409 www.national.com LP38512-ADJ 1.5A Fast-Transient Response Adjustable Low-Dropout Linear Voltage Regulator February 12, 2009 LP38512-ADJ Ordering Information Output Voltage ADJ Order Number Package Type Package Marking Supplie As LP38512MR-ADJ PSOP-8 LP38512MR-ADJ Rail LP38512MRX-ADJ PSOP-8 LP38512MR-ADJ Tape and Reel LP38512TJ-ADJ TO263 THIN LP38512TJ-ADJ Tape and Reel Connection Diagrams 30040905 Top View TO-263 THIN 5-Pin Package 30040906 Top View PSOP 8-Pin Package Pin Descriptions for TO-263 THIN (TJ) Package Pin # Pin Name 1 EN Enable. Pull high to enable the output, low to disable the output. This pin has no internal bias and must be tied to the input voltage, or actively driven. 2 IN Input Supply Pin 3 GND Ground 4 OUT Regulated Output Voltage Pin 5 ADJ The feedback to the internal Error Amplifier to set the output voltage DAP The TJ-263 DAP is used as a thermal connection to remove heat from the device to an external heat-sink in the form of the copper area on the printed circuit board. The DAP is physically connected to backside of the die, but is not internally connected to device ground. The DAP should be soldered to the Ground Plane copper. DAP Function Pin Descriptions for PSOP-8 (MR) Package Pin # Pin Name 1, 2 OUT Regulated Output Voltage Pin. Pins share current and must be connected together. 3 ADJ The feedback to the internal Error Amplifier to set the output voltage 4 N/C No internal connection. 5 GND Ground 6 EN Enable. Pull high to enable the output, low to disable the output. This pin has no internal bias and must be tied to the input voltage, or actively driven. 7, 8 IN Input Supply Pin. Pins share current and must be connected together. DAP www.national.com DAP Function The PSOP-8 DAP connection is used as a thermal connection to remove heat from the device to an external heat-sink in the form of the copper area on the printed circuit board. The DAP is physically connected to backside of the die, but is not internally connected to device ground. The DAP should be soldered to the Ground Plane copper. 2 If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Storage Temperature Range Soldering Temperature (Note 3) Thin TO-263 PSOP-8 ESD Rating (Note 2) Power Dissipation (Note 4) Input Pin Voltage (Survival) Enable Pin Voltage (Survival) Output Pin Voltage (Survival) ADJ Pin Voltage (Survival) IOUT (Survival) (Note 1) Input Supply Voltage, VIN Output Voltage, VOUT Enable Input Voltage, VEN Output Current (DC) Junction Temperature (Note 4) −65°C to +150°C 260°C, 10s 260°C, 10s ±2 kV Internally Limited -0.3V to +6.0V -0.3V to +6.0V -0.3V to +6.0V -0.3V to +6.0V Internally Limited 2.25V to 5.5V VADJ to 5V 0.0V to 5.5V 1 mA to 1.5A −40°C to +125°C Electrical Characteristics Unless otherwise specified: VIN= 2.50V, VOUT= VADJ, IOUT= 10 mA, CIN= 10 µF, COUT= 10 µF, VEN= 2.0V. Limits in standard type are for TJ= 25°C only; limits in boldface type apply over the junction temperature (TJ) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at TJ= 25°C, and are provided for reference purposes only. Symbol Parameter Conditions 2.25V ≤ VIN ≤ 5.5V Min Typ Max Units 495.0 490.0 500. 505.0 510.0 mV VADJ VADJ Accuracy (Note 7) IADJ ADJ Pin Bias Current 2.25V ≤ VIN ≤ 5.5V - 1 - nA ΔVADJ/ΔVIN VADJ Line Regulation (Notes 5, 7) 2.25V ≤ VIN ≤ 5.5V - 0.03 0.06 - %/V ΔVADJ/ΔIOUT VADJ Load Regulation (Notes 6, 7) 10 mA ≤ IOUT ≤ 1.5A - 0.10 0.20 - %/A Dropout Voltage (Note 8) IOUT = 1.5A - - 300 mV IOUT = 10 mA - 10 12 15 IOUT = 1.5A - 10 12 14 Ground Pin Current, Output Disabled VEN = 0.50V - 60 100 110 µA Short Circuit Current VOUT = 0V - 2.8 - A VEN(ON) Enable ON Voltage Threshold VEN rising from < VEN(OFF) until VOUT = ON 0.90 0.80 1.20 1.50 1.60 V VEN(OFF) Enable OFF Voltage Threshold VEN falling from > VEN(ON) until VOUT = OFF 0.60 0.50 1.00 1.40 1.50 V VEN(HYS) Enable Voltage Hysteresis VEN(ON) - VEN(OFF) - 200 - mV VEN = VIN - 1 - VEN = 0V - -1 - Turn-off delay Time from VEN < VEN(TH) to VOUT = OFF, ILOAD = 1.5A - 5 - Turn-on delay Time from VEN >VEN(TH) to VOUT = ON, ILOAD = 1.5A - VDO IGND ISC Ground Pin Current, Output Enabled 10 mA ≤ IOUT ≤ 1.5A mA Enable Input IEN td(OFF) td(ON) Enable Pin Current 3 nA µs 5 - www.national.com LP38512-ADJ Operating Ratings Absolute Maximum Ratings (Note 1) LP38512-ADJ Symbol Parameter Conditions Min Typ Max VIN = 2.5V f = 120Hz - 73 - VIN = 2.5V f = 1 kHz - 70 - Units AC Parameters PSRR Ripple Rejection dB ρn(l/f) Output Noise Density f = 120Hz - 0.4 - µV/√Hz en Output Noise Voltage BW = 10Hz - 100kHz - 25 - µVRMS TJ rising - 165 - Thermal Shutdown Hysteresis TJ falling from TSD - 10 - Thermal Resistance Junction to Ambient (Note 4) PSOP-8 - 168 - θJ-A TO-263 THIN - 67 - θJ-C Thermal Resistance Junction to Case PSOP-8 - 11 - TO-263 THIN - 3 - Thermal Characteristics TSD ΔTSD Thermal Shutdown °C °C/W °C/W Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but does not guarantee specific performance limits. For guaranteed specifications and conditions, see the Electrical Characteristics. Note 2: The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. Test method is per JESD22-A114. Note 3: Refer to JEDEC J-STD-020C for surface mount device (SMD) package reflow profiles and conditions. Unless otherwise stated, the temperatures and times are for Sn-Pb (STD) only. Note 4: Device operation must be evaluated, and derated as needed, based on ambient temperature (TA), power dissipation (PD), maximum allowable operating junction temperature (TJ(MAX)), and package thermal resistance (θJA).The typical θJA ratings given are worst case based on minimum land area on two-layer PCB (EIA/JESD51-3). See POWER DISSIPATION/HEAT-SINKING for details. Note 5: Line regulation is defined as the change in VADJ from the nominal value due to change in the voltage at the input. Note 6: Load regulation is defined as the change in VADJ from the nominal value due to change in the load current at the output. Note 7: The line and load regulation specification contains only the typical number. However, the limits for line and load regulation are included in the output voltage tolerance specification. Note 8: Dropout voltage (VDO) is typically defined as the input to output voltage differential (VIN - VOUT) where the input voltage is low enough to cause the output voltage to drop 2%. For the LP38512-ADJ, the minimum operating voltage of 2.25V is the limiting factor when the programed output voltage is less than typically 1.80V. www.national.com 4 Unless otherwise specified: TJ = 25°C, VIN = 2.50V, VOUT= VADJ, VEN = 2.0V, CIN = 10 µF, COUT = 10 µF, IOUT = 10 mA. VADJ vs Temperature VOUT vs VIN 30040911 30040915 Ground Pin Current (IGND) vs VIN Ground Pin Current (IGND) vs Temperature 30040911 30040913 Ground Pin Current (IGND) vs Temperature Enable Threshold vs Temperature 30040916 30040914 5 www.national.com LP38512-ADJ Typical Performance Characteristics LP38512-ADJ VOUT vs VEN Load regulation vs Temperature 30040920 30040932 Line Regulation vs Temperature Current Limit vs Temperature 30040921 30040922 Load Transient 10 mA to 1.5A VOUT = VADJ, COUT = 10 μF Ceramic Load Transient, 10 mA to 1.5A VOUT = 1.20V, COUT = 10 μF Ceramic 30040924 30040923 www.national.com 6 LP38512-ADJ Load Transient, 500 mA to 1.5A VOUT = 1.20V, COUT = 10 μF Ceramic Line Transient VOUT = VADJ, COUT = 10 μF Ceramic 30040926 30040925 Line Transient VOUT = 1.20V, COUT = 10 μF Ceramic PSRR, IOUT = 100 mA VOUT = VADJ, COUT = 10 μF Ceramic 30040927 30040929 PSRR, IOUT = 1.5A VOUT = VADJ, COUT = 10 μF Ceramic Output Noise Density VOUT = VADJ, COUT = 10 μF Ceramic 30040931 30040930 7 www.national.com LP38512-ADJ Block Diagram 30040907 Application Information voltage becomes reversed. A less common condition is when an alternate voltage source is connected to the output. There are two possible paths for current to flow from the output pin back to the input during a reverse voltage condition. While VIN is high enough to keep the control circuity alive, and the Enable pin is above the VEN(ON) threshold, the control circuitry will attempt to regulate the output voltage. Since the input voltage is less than the programmed output voltage, the control circuit will drive the gate of the pass element to the full on condition when the output voltage begins to fall. In this condition, reverse current will flow from the output pin to the input pin, limited only by the RDS(ON) of the pass element and the output to input voltage differential. Discharging an output capacitor up to 1000 µF in this manner will not damage the device as the current will rapidly decay. However, continuous reverse current should be avoided. When the Enable is low this condition will be prevented. The internal PFET pass element in the LP38512-ADJ has an inherent parasitic diode. During normal operation, the input voltage is higher than the output voltage and the parasitic diode is reverse biased. However, if the output voltage to input voltage differential is more than 500 mV (typical) the parasitic diode becomes forward biased and current flows from the output pin to the input pin through the diode. The current in the parasitic diode should be limited to less than 1A continuous and 5A peak. If used in a dual-supply system where the regulator output load is returned to a negative supply, the output pin must be diode clamped to ground. A Schottky diode is recommended for this protective clamp. EXTERNAL CAPACITORS Like any low-dropout regulator, external capacitors are required to assure stability. These capacitors must be correctly selected for proper performance. Input Capacitor A ceramic input capacitor of at least 10 µF is required. For general usage across all load currents and operating conditions, a 10 µF ceramic input capacitor will provide satisfactory performance. Output Capacitor A ceramic capacitor with a minimum value of 10 µF is required at the output pin for loop stability. It must be located less than 1 cm from the device and connected directly to the output and ground pin using traces which have no other currents flowing through them. As long as the minimum of 10 µF ceramic is met, there is no limitation on any additional capacitance. X7R and X5R dielectric ceramic capacitors are strongly recommended, as they typically maintain a capacitance range within ±20% of nominal over full operating ratings of temperature and voltage. Of course, they are typically larger and more costly than Z5U/Y5U types for a given voltage and capacitance. Z5U and Y5V dielectric ceramics are not recommended as the capacitance will drop severely with applied voltage. A typical Z5U or Y5V capacitor can lose 60% of its rated capacitance with half of the rated voltage applied to it. The Z5U and Y5V also exhibit a severe temperature effect, losing more than 50% of nominal capacitance at high and low limits of the temperature range. SHORT-CIRCUIT PROTECTION The LP38512-ADJ is short circuit protected, and in the event of a peak over-current condition the short-circuit control loop will rapidly drive the output PMOS pass element off. Once the power pass element shuts down, the control loop will rapidly cycle the output on and off until the average power dissipation REVERSE VOLTAGE A reverse voltage condition will exist when the voltage at the output pin is higher than the voltage at the input pin. Typically this will happen when VIN is abruptly taken low and COUT continues to hold a sufficient charge such that the input to output www.national.com 8 SETTING THE OUTPUT VOLTAGE The output voltage is set using the external resistive divider R1 and R2. The output voltage is given by the formula: TABLE 1. VOUT VOUT = VADJ x (1 + (R1/R2)) (1) The resistors used for R1 and R2 should be high quality, tight tolerance, and with matching temperature coefficients. It is important to remember that, although the value of VADJ is guaranteed, the final value of VOUT is not. The use of low quality resistors for R1 and R2 can easily produce a VOUT value that is unacceptable. It is recommended that the values selected for R1 and R2 are such that the parallel value is less than 1.00 kΩ. This is to reduce the possibility of any internal parasitic capacitances on the ADJ pin from creating an undesirable phase shift that may interfere with device stability. ( (R1 x R2) / (R1 + R2) ) ≤ 1.00 kΩ (2) (3) (4) For optimum load transient response select CFF so the zero frequency, FZ, falls between 20 kHz and 40 kHz. CFF = 1 / (2 x π x R1 x FZ) (5) 1.07 kΩ 1.78 kΩ 1.00 kΩ 1.00 kΩ 4700 pF 33.8 kHz 1.20V 1.40 kΩ 1.00 kΩ 3300 pF 34.4 kHz 1.50V 2.00 kΩ 1.00 kΩ 2700 pF 29.5 kHz 1.80V 2.94 kΩ 1.13 kΩ 1500 pF 36.1kHz 2.00V 1.02 kΩ 340Ω 4700 pF 33.2 kHz 2.50V 1.02 kΩ 255Ω 4700 pF 33.2 kHz 3.00V 1.00 kΩ 200Ω 4700 pF 33.8 kHz 3.30V 2.00 kΩ 357Ω 2700 pF 29.5 kHz POWER DISSIPATION/HEAT-SINKING A heat-sink may be required depending on the maximum power dissipation (PD(MAX)), maximum ambient temperature (TA(MAX))of the application, and the thermal resistance (θJA) of the package. Under all possible conditions, the junction temperature (TJ) must be within the range specified in the Operating Ratings. The total power dissipation of the device is given by: The phase lead provided by CFF diminishes as the DC gain approaches unity, or VOUT approaches VADJ. This is because CFF also forms a pole with a frequency of: FP = 1 / (2 x π x CFF x (R1 || R2) ) FZ 31.6 kHz ENABLE OPERATION The Enable ON threshold is typically 1.2V, and the OFF threshold is typically 1.0V. To ensure reliable operation the Enable pin voltage must rise above the maximum VEN(ON) threshold and must fall below the minimum VEN(OFF) threshold. The Enable threshold has typically 200mV of hysteresis to improve noise immunity. The Enable pin (EN) has no internal pull-up or pull-down to establish a default condition and, as a result, this pin must be terminated either actively or passively. If the Enable pin is driven from a single ended device (such as the collector of a discrete transistor) a pull-up resistor to VIN, or a pull-down resistor to ground, will be required for proper operation. A 1 kΩ to 100 kΩ resistor can be used as the pull-up or pull-down resistor to establish default condition for the EN pin. The resistor value selected should be appropriate to swamp out any leakage in the external single ended device, as well as any stray capacitance. If the Enable pin is driven from a source that actively pulls high and low (such as a CMOS rail to rail comparator output), the pull-up, or pull-down, resistor is not required. If the application does not require the Enable function, the pin should be connected directly to the adjacent VIN pin. A capacitor placed across the gain resistor R1 will provide additional phase margin to improve load transient response of the device. This capacitor, CFF, in parallel with R1, will form a zero in the loop response given by the formula: FZ = 1 / (2 x π x CFF x R1) CFF 4700 pF 1.00V R1 Please refer to Application Note AN-1378 Method For Calculating Output Voltage Tolerances in Adjustable Regulators for additional information on how resistor tolerances affect the calculated VOUT value. FEED FORWARD CAPACITOR, CFF When using a ceramic capacitor for COUT, the typical ESR value will be too small to provide any meaningful positive phase compensation, FZ, to offset the internal negative phase shifts in the gain loop. FZ = 1 / (2 x π x COUT x ESR) R2 0.80V (6) It's important to note that at higher output voltages, where R1 is much larger than R2, the pole and zero are far apart in frequency. At lower output voltages the frequency of the pole and the zero mover closer together. The phase lead provided from CFF diminishes quickly as the output voltage is reduced, and has no effect when VOUT = VADJ. For this reason, relying PD = ( (VIN−VOUT) x IOUT) + ((VIN) x IGND) (7) where IGND is the operating ground current of the device (specified under Electrical Characteristics). 9 www.national.com LP38512-ADJ on this compensation technique alone is adequate only for higher output voltages. Table 1 lists some suggested, best fit, standard ±1% resistor values for R1 and R2, and a standard ±10% capacitor values for CFF, for a range of VOUT values. Other values of R1, R2, and CFF are available that will give similar results. causes the thermal shutdown circuit to respond to servo the on/off cycling to a lower frequency. Please refer to the POWER DISSIPATION/HEAT-SINKING section for power dissipation calculations. LP38512-ADJ The maximum allowable junction temperature rise (ΔTJ) depends on the maximum expected ambient temperature (TA (MAX)) of the application, and the maximum allowable junction temperature (TJ(MAX)): ΔTJ = TJ(MAX) − TA(MAX) (8) The maximum allowable value for junction to ambient Thermal Resistance, θJA, can be calculated using the formula: θJA = ΔTJ / PD(MAX) (9) LP38512-ADJ is available in TO-263 THIN and PSOP-8 surface mount packages. For a comparison of the TO-263 THIN package to the standard TO-263 package see Application Note AN-1797 TO-263 THIN Package. The θJA thermal resistance depends on amount of copper area, or heat sink, attached to the DAP, and on air flow. See Application Note AN-1520 A Guide to Board Layout for Best Thermal Resistance for Exposed Packages for guidelines. 30040936 FIGURE 2. θJA vs Copper Area for the TO-263 THIN Package Heat-Sinking The PSOP-8 Package The DAP of the PSOP-8 package is soldered to the copper plane for heat sinking. The LP38512MR package has a θJA rating of 168°C/W, and a θJC rating of 11°C/W. The θJA rating of 168°C/W includes the device DAP soldered to an area of 0.008 square inches (0.09 in x 0.09 in) of 1 ounce copper on a two sided PCB, with no airflow. See JEDEC standard EIA/ JESD51-3 for more information. Figure 3 shows a curve for different thermal via counts under the exposed DAP, using a four layer PCB for heat sinking. The thermal vias connect the copper area directly under the exposed DAP to the first internal copper plane only. See JEDEC standards EIA/JESD51-5 and EIA/JESD51-7 for more information. Heat-Sinking the TO-263 THIN Package The DAP of the TO-263 THIN package is soldered to the copper plane for heat sinking. The TO-263 THIN package has a θJA rating of 67°C/W, and a θJC rating of 2°C/W. The θJA rating of 67°C/W includes the device DAP soldered to an area of 0.055 square inches (0.22 in x 0.25 in) of 1 ounce copper on a two sided PCB, with no airflow. See JEDEC standard EIA/ JESD51-3 for more information. Figure 1 shows a curve for the θJA of TO-263 THIN package for different thermal via counts under the exposed DAP, using a four layer PCB for heat sinking. The thermal vias connect the copper area directly under the exposed DAP to the first internal copper plane only. See JEDEC standards EIA/ JESD51-5 and EIA/JESD51-7 for more information. 30040937 30040935 FIGURE 3. θJA vs Thermal Via Count for the PSOP-8 Package on 2–Layer PCB with Copper Area on BottomSide FIGURE 1. θJA vs Thermal Via Count for the TO-263 THIN Package on 4–Layer PCB Figure 2 shows the thermal performance when the Thin TO-263 is mounted to a two layer PCB where the copper area is predominately directly under the exposed DAP.As shown in the figure, increasing the copper area beyond 1 square inch produces very little improvement. www.national.com Figure 4 shows thermal performance for a two layer board using thermal vias to a copper area on the bottom of the PCB. The copper area on the top of the PCB, which is soldered to the exposed DAP, is 0.10in x 0.20in, which is approximately the same dimensions as the body of the PSOP-8 package. The copper area on the bottom of the PCB is a square area and is centered directly under the PSOP-8 package. 10 30040939 FIGURE 4. θJA vs Thermal Via Count for the PSOP-8 Package on 2–Layer PCB with Copper Area on BottomSide 30040938 FIGURE 5. θJA vs Copper Area for the PSOP-8 Package on 2–Layer PCB with Copper Area on Top-Side Figure 5 shows thermal performance for a two layer board with the DAP soldered to copper area on the of the PCB only. 11 www.national.com LP38512-ADJ Increasing the copper area soldered to the DAP to 1 square inch of 1 ounce copper, using a dog-bone type layout, will produce a typical θJA rating of 98°C/W. LP38512-ADJ Physical Dimensions inches (millimeters) unless otherwise noted TO-263 THIN, 5 Lead, Molded, 1.7mm Pitch, Surface Mount NS Package Number TJ5A PSOP, 8-Lead, Molded, 0.050in Pitch, Surface Mount NS Package Number MRA08A www.national.com 12 LP38512-ADJ Notes 13 www.national.com LP38512-ADJ 1.5A Fast-Transient Response Adjustable Low-Dropout Linear Voltage Regulator Notes For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Design Support Amplifiers www.national.com/amplifiers WEBENCH® Tools www.national.com/webench Audio www.national.com/audio App Notes www.national.com/appnotes Clock and Timing www.national.com/timing Reference Designs www.national.com/refdesigns Data Converters www.national.com/adc Samples www.national.com/samples Interface www.national.com/interface Eval Boards www.national.com/evalboards LVDS www.national.com/lvds Packaging www.national.com/packaging Power Management www.national.com/power Green Compliance www.national.com/quality/green Switching Regulators www.national.com/switchers Distributors www.national.com/contacts LDOs www.national.com/ldo Quality and Reliability www.national.com/quality LED Lighting www.national.com/led Feedback/Support www.national.com/feedback Voltage Reference www.national.com/vref Design Made Easy www.national.com/easy PowerWise® Solutions www.national.com/powerwise Solutions www.national.com/solutions Serial Digital Interface (SDI) www.national.com/sdi Mil/Aero www.national.com/milaero Temperature Sensors www.national.com/tempsensors SolarMagic™ www.national.com/solarmagic Wireless (PLL/VCO) www.national.com/wireless Analog University® www.national.com/AU THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION (“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS. EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. Copyright© 2009 National Semiconductor Corporation For the most current product information visit us at www.national.com National Semiconductor Americas Technical Support Center Email: [email protected] Tel: 1-800-272-9959 www.national.com National Semiconductor Europe Technical Support Center Email: [email protected] German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: [email protected] National Semiconductor Japan Technical Support Center Email: [email protected]