Final Data Sheet, Rev. 1.0, February 2009
TLE 8203E
Mirror Power IC
Automotive Power
TLE 8203E
Table of Contents
Table of Contents
1
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
3
3.1
3.2
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Pin Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Pin Definitions and Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
4
4.1
4.2
4.3
General Product Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Thermal Resistance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5
5.1
5.2
5.3
Monitoring Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Power Supply Monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Temperature Monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Current Sense . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
6
6.1
6.2
6.3
6.4
Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sleep-Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Reverse Polarity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
11
11
11
11
11
7
7.1
7.2
7.3
7.4
7.5
7.6
SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Register Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SPI Bit Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Status Register Address Selection and Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PWM Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
12
12
12
13
15
17
17
8
8.1
8.2
Power-Outputs 4-6 (Bridge Outputs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Protection and Diagnosis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
9
9.1
9.2
Power-Output 7 (Mirror Heater Driver) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Protection and Diagnosis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
10
10.1
10.2
Power-Outputs 8 and 10 (Lamp drivers) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Protection and Diagnosis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
11
11.1
Logic In- and Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
12
12.1
Application Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Application Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
13
Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
14
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Final Data Sheet
2
7
7
8
8
Rev. 1.0, 2009-02-04
Mirror Power IC
TLE 8203E
1
TLE 8203E
Overview
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Three half-bridges ( 1 x 0.7Ω ; 2 x 1.3Ω RDSON(MAX) @ TJ=150°C ) for
mirror position
High-side switch ( 0.17Ω RDSON(MAX) @ TJ=150°C ) for mirror defrost
Two high-side switches ( 0.8Ω RDSON(MAX) @ TJ=150°C ) for 5 W and
10 W lamps
Current sense analog output with multiplexer
All outputs with short circuit protection and diagnosis
Over-temperature protection with warning
Open load diagnosis for all outputs
Charge pump-Output for n-channel MOSFET reverse-polarity protection
Very low current consumption in sleep mode
Standard 16-bit SPI for control and diagnosis
Over- and Under-voltage Lockout
DSO package with exposed pad for low thermal resistance
Part of scalable door family products
Green Product (RoHS compliant)
AEC Qualified
PG-DSO-36-50
Functional Description
The TLE 8203E is an Application Specific Standard Product for automotive mirror control applications. It includes
the power stages necessary to drive mirror loads such as mirror position, mirror defrost and 5W or 10W lamp, i.e.
turn signal. It is a monolithic die based on Infineon’s smart mixed technology SPT which combines bipolar and
CMOS control circuitry with DMOS power devices.
The short circuit and over-temperature protection and detailed diagnosis offered meet the automotive application
safety requirements. The current sense output mprove system reliability and performance. The standard SPI
interface saves microcontroller I/O lines while still providing flexible control of the power stages and a detailed
diagnosis.
Type
Package
Marking
TLE 8203E
PG-DSO-36-50
TLE8203E
Final Data Sheet
3
Rev. 0.9, 2009-01-23
TLE 8203E
Block Diagram
2
Block Diagram
Vs
Vcc
GO CP
Chargepump
RevPol
MOS driver
Biasing
INH
CSN
FaultDetect
CLK
DI
OUT6
PWM1
ISO
OUT5
SPI
DO
PWM2
OUT4
Logic IN
Logic and Latch
OUT7
current
sense MUX
OUT8
OUT10
GND
Figure 1
Block Diagram
Final Data Sheet
4
Rev. 1.0, 2009-02-04
TLE 8203E
Pin Configuration
3
Pin Configuration
3.1
Pin Assignment
*1'
287
287
96
,1+
3:0
3:0
,62
9''
'2
&/.
&61
',
*2
QF
QF
QF
*1'
Figure 2
Pin Configuration PG-DSO-36-50
3.2
Pin Definitions and Functions
Pin
Symbol
*1'
QF
287
96
287
287
96
287
QF
&3
96
287
QF
QF
QF
QF
QF
*1'
Function
cooling GND
tab
Cooling Tab; internally connected to GND;
To reduce thermal resistance, place cooling areas and thermal vias on PCB.
1, 18,
19, 36
GND
Ground; internally connected to cooling tab (exposed pad).
2
OUT5
Power-Output of Half-Bridge output 5; DMOS half-bridge (mirror position).
3
OUT6
Power-Output of Half-Bridge output 6; DMOS half-bridge (mirror position).
4, 26,
30, 33
VS
Power Supply; needs decoupling capacitors to GND. > 47 µF electrolytic in parallel
with 100 nF ceramic is recommended. All VS pins must be connected externally.
5
INH
Inhibit; active low. Sets the device in sleep mode with low current consumption
when left open or pulled to LOW. Has an internal pull-down current source.
6
PWM1
Logic Input for Direct Power Stage Control; direct input to control the high-side
switches selected by the SPI xsel1 bits in control register CtrlReg01.
7
PWM2
Logic Input for Direct Power Stage Control; direct input to control the switches
selected by the SPI xsel2 bits in control register CtrlReg11.
Final Data Sheet
5
Rev. 1.0, 2009-02-04
TLE 8203E
Pin Configuration
Pin
Symbol
Function
8
ISO
Current Sense Output; Mirrors the current of the high-side switch selected by the
current sense multiplexer control bits ISx.
9
VDD
Logic Supply Voltage; needs decoupling capacitors to GND (pin 1). 10 µF
electrolytic in parallel with 10 nF ceramic is recommended.
10
DO
Serial Data Output; Transfers data to the master when the chip is selected by
CSN = LOW. Data transmission is synchronized by CLK, DO state is changed on
the rising edge of CLK. The most significant bit (MSB) is transferred first. The pin is
tristated as long as CSN = HIGH.
11
CLK
Serial Data Clock Input; Receives the clock signal from the master and clocks the
SPI shift register. Has an internal pull-down current source.
12
CSN
Serial Port Chip Select Not Input; SPI communication is enabled by pulling CSN
to LOW. CLK must be LOW during the transition of CSN. The CSN-pin has an
internal pull-up current source.
13
DI
Serial Data Input; Receives serial data from the master when the chip is selected
by CSN = LOW. Data transmission is synchronized by CLK. Data are accepted on
the falling edge of CLK. The LSB is transferred first. The DI-pin has an internal
pull-down current source.
14
GO
Gate Out; Charge pump output to drive the gate of external n-channel MOSFET for
reverse polarity protection.
15, 16
N.C
Not Connected
20, 21
N.C
Not Connected
22
N.C
Not Connected
24
N.C
Not Connected
25
OUT10
Power-Output of High-Side Switch output 10; DMOS high-side switch (lamp
driver
27
CP
Charge Pump; pin for optional external charge-pump reservoir capacitor. 3.3 nF to
VS is recommended.
28
N.C
Not Connected
29
OUT8
Power-Output of High-Side Switch output 8; DMOS high-side switch (lamp
driver)
31, 32
OUT7
Power Output of High-Side Switch output 7; DMOS high-side switch (mirror heat)
34
OUT4
Power-Output of Half-Bridge output 4; DMOS half-bridge (sum of mirror position).
35
N.C.
Not Connected
Final Data Sheet
6
Rev. 1.0, 2009-02-04
TLE 8203E
General Product Characteristics
4
General Product Characteristics
4.1
Absolute Maximum Ratings
Absolute Maximum Ratings 1)
Tj = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin
(unless otherwise specified)
Pos.
Parameter
Symbol
Limit Values
Unit
Conditions
Min.
Max.
VS
VDD
-0.3
40
V
–
-0.3
5.5
V
–
-0.3
5.5
V
–
VGO
-16
VS + 5
V
–
Tj
Tstg
-40
150
°C
–
-50
150
°C
–
Voltages
4.1.1
Supply voltage
4.1.2
Logic supply voltage
4.1.3
Logic input- and output voltages
4.1.4
Voltage at GO-pin
Temperatures
4.1.5
Junction Temperature
4.1.6
Storage Temperature
ESD Susceptibility
4.1.7
ESD capability of power stage output
and VS pins vers. GND
VESD
–
4
kV
2)
4.1.8
ESD capability of logic pins and ISO pin VESD
vers. GND
–
2
kV
2)
1) Not subject to production test, specified by design.
2) Human Body Model according to JEDEC EIA/JESD22-A114-B (1.5kΩ, 100 pF)
Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the
data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are
not designed for continuous repetitive operation.
Final Data Sheet
7
Rev. 1.0, 2009-02-04
TLE 8203E
General Product Characteristics
4.2
Pos.
Operating Range
Parameter
Symbol
Limit Values
Min.
Max.
Unit
Conditions
4.2.1
Supply voltage range for
normal operation
VS
8
20
V
–
4.2.2
Extended supply voltage range
for operation
VS(ext)
5
40
V
(Limit Values
Deviations possible)
4.2.3
Logic supply voltage range for
normal operation
VDD
4.75
5.25
V
–
4.2.4
Extended logic supply voltage
range for operation
VDD(ext)
4.75
5.5
V
(Limit Values
Deviations possible)
4.2.5
SPI clock frequency
–
2
MHz
–
4.2.6
Junction temperature
fCLK
Tj
-40
150
°C
–
Note: Within the functional range the IC operates as described in the circuit description. The electrical
characteristics are specified within the conditions given in the related electrical characteristics table.
4.3
Pos.
Thermal Resistance
Parameter
4.3.1
Junction to Case
4.3.2
Junction to Ambient
Symbol
RthjC
RthjA
Limit Values
Unit
Conditions
Min.
Typ.
Max.
–
5
–
K/W
1)
–
25
–
K/W
1) 2)
1) Not subject to production test, specified by design.
2) Specified RthJA value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product
(Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu).
Where applicable a thermal via array under the exposed pad contacted the first inner copper layer
Final Data Sheet
8
Rev. 1.0, 2009-02-04
TLE 8203E
Monitoring Functions
5
Monitoring Functions
5.1
Power Supply Monitoring
The power supply Voltage VS is monitored for over- and under-voltage.
•
•
Under Voltage
If the supply voltage VS drops below the switch off voltage VUV OFF, all output transistors are switched off and
the power supply fail bit PSF is set. The error is not latched, i.e. if VS rises again and reaches the switch on
voltage VUV ON, the power stages are restarted and the error bit is reset.
Over Voltage
If the supply voltage VS rises above the switch off voltage VOV OFF, all output transistors are switched off and
the power supply fail bit (bit 7 of the SPI diagnosis word) is set. The error is not latched, i.e. if VS falls again
and reaches the switch on voltage VOV ON, the power stages are restarted and the error is reset.
5.1.1
Characteristics Power Supply Monitoring
Electrical Characteristics: Power Supply Monitoring
Tj = -40 °C to +150 °C; INH = High; all outputs open, all voltages with respect to ground, positive current flowing
into pin (unless otherwise specified)
Pos.
5.1.1
Parameter
UV-Switch-ON voltage
5.1.2
UV-Switch-OFF voltage
5.1.3
UV-ON/OFF-Hysteresis
5.1.4
OV-Switch-OFF voltage
5.1.5
OV-Switch-ON voltage
5.1.6
OV-ON/OFF-Hysteresis
5.2
Symbol
VUVON
VUVOFF
VUVHY
VOVOFF
VOVON
VOVHY
Limit Values
Min.
Typ.
Max.
–
–
5.2
Unit
Conditions
V
VS increasing
VS decreasing
VUVON - VUVOFF
VS increasing
VS decreasing
VOVOFF - VOVON
4.0
–
5.0
V
–
0.25
–
V
21
–
25
V
20
–
24
V
0.5
1
–
V
Temperature Monitoring
Temperature sensors are integrated in the power stages. The temperature monitoring circuit compares the
measured temperature to the warning and shutdown thresholds. If one or more temperature sensors reach the
warning temperature, the temperature warning bit TW is set to HIGH. This bit is not latched (i.e. if the temperature
falls below the warning threshold (with hysteresis), the TW bit is reset to LOW again).
If one or more temperature sensors reach the shut-down temperature, the outputs are shut down as described in
the next paragraph and the temperature shut-down bit TSD is set to HIGH. The shutdown is latched (i.e. the output
stages remain off and the TSD bit set high until a SRR command is sent or a power-on reset is performed).
If one or more temperature sensors reaches the shutdown threshold, all outputs are switched off.
Final Data Sheet
9
Rev. 1.0, 2009-02-04
TLE 8203E
Monitoring Functions
5.2.1
Characteristics Temperature Monitoring
Electrical Characteristics: Temperature Monitoring
VS = 8 V to 20 V; VDD = 4.75 V to 5.25 V, INH = High; all outputs open, all voltages with respect to ground, positive
current flowing into pin (unless otherwise specified)
Pos.
Parameter
Symbol
Min.
Typ.
Max.
5.2.1
Thermal warning junction temperature1)
TjW
∆TjW
TjSD
120
145
–
1)
Unit
Conditions
170
°C
–
30
–
K
–
150
175
200
°C
–
120
–
170
°C
–
∆TjSD
–
30
–
K
–
TjSD/TjW
1.05
1.20
–
–
–
5.2.2
Temperature warning hysteresis
5.2.3
Thermal shutdown junction
temperature1)
5.2.4
Thermal switch-on junction temperature1) TjSO
5.2.5
5.2.6
Temperature shutdown hysteresis
Ratio of SD to W temperature
1)
1)
Limit Values
1) Not subject to production test, specified by design.
5.3
Current Sense
A current proportional to the output current that flows from the selected power output to GND is provided at the
ISO (I sense out) pin. The output selection is done via the SPI. The sense current can be transformed into a voltage
by an external sense resistor and provided to an A/D converter input (see Chapter 12).
5.3.1
Characteristics Current Sense
Electrical Characteristics: Current Sense
VS = 8 V to 20 V; VDD = 4.75 V to 5.25 V, Tj = -40 °C to +150 °C; INH = High; all outputs open, all voltages with
respect to ground, positive current flowing into pin (unless otherwise specified)
Pos.
Parameter
Symbol
Limit Values
Unit
Conditions
3
V
1000
–
–
–
–
10
%
VDD = 5 V
kILIS = IOUT/IISO;
IOUT > 1.5 A
0
–
3
V
–
2000
–
–
–
–
10
%
Min.
Typ.
Max.
VISO4
kILIS4
kILISacc4
0
–
–
VISO7
kILIS7
kILISacc7
HS4 (Register IS = 011)
5.3.1
Output voltage range
5.3.2
Current sense ratio
5.3.3
Current sense accuracy
HS7 (Register IS = 100)
5.3.4
Output voltage range
5.3.5
Current Sense Ratio for HS7
5.3.6
Current Sense accuracy
Final Data Sheet
10
VDD = 5 V
kILIS = IOUT/IISO;
IOUT > 2 A
Rev. 1.0, 2009-02-04
TLE 8203E
Power Supply
6
Power Supply
6.1
General
The TLE 8203E has two power domains: All power drivers are connected to the supply voltage VS which is
connected to the automotive 12 V board-net. The internal logic part is supplied by a separate Voltage VDD = 5 V.
The advantage of this system is that information stored in the logic remains intact in the event of short-term failures
in the supply voltage VS. The system can therefore continue to operate after VS has recovered, without having to
be reprogrammed.
A rising edge on VDD triggers an internal Power-On Reset (POR) to initialize the IC at power-on. All data stored
internally is deleted, and the outputs are switched to high-impedance status (tristate).
6.2
Sleep-Mode
The TLE 8203E can be put in a low current-consumption mode by setting the input INH to LOW. The INH pin has
an internal pull-down current source. In sleep-mode, all output transistors are turned off and the SPI is not
operating. When enabling the IC by setting INH from L to H, a Power-On Reset is performed as described above.
6.3
Reverse Polarity
The TLE 8203E requires an external reverse polarity protection. The gate-driver (charge-pump output) for an
external n-channel logic-level MOSFET is integrated. The gate voltage is provided at pin GO which should be
connected as shown in the application diagram.
6.4
Electrical Characteristics
Electrical Characteristics: Power Supply
VS = 8 V to 20 V; VDD = 4.75 V to 5.25 V, Tj = -40 °C to +150 °C; INH = High; all outputs open, all voltages with
respect to ground, positive current flowing into pin (unless otherwise specified)
Pos.
Parameter
Symbol
Limit Values
Unit
Conditions
Min.
Typ.
Max.
–
1.0
7.0
mA
–
–
2.5
10
mA
SPI not active
–
2.5
5
µA
INH = L;
–
0.2
1
µA
–
3
6
µA
VS = 14 V;
VOUTX = 0 V;
Tj < 85 °C
5
–
8
V
IGO = 50 µA
–
–
1
ms
–
–
–
5
µA
VS = 0 V;
VGO = -14 V
Current Consumption
6.4.1
Supply current
6.4.2
Logic supply current
6.4.3
Supply quiescent current
6.4.4
Logic quiescent current
6.4.5
Total quiescent current
IS
IDD
IS_Q
IDD_Q
IS_Q + IDD_Q
Charge Pump-output for Reverse-Polarity Protection FET (GO)
6.4.6
Gate-Voltage
6.4.7
Setup-time
6.4.8
Reverse leakage current
Final Data Sheet
VGO - VS
tGO
IlkGO
11
Rev. 1.0, 2009-02-04
TLE 8203E
SPI
7
SPI
7.1
General
The SPI is used for bidirectional communication with a control unit. The TLE 8203E acts as SPI-slave and the
control unit acts as SPI-master. The 16-bit control word is read via the DI serial data input. The status word
appears synchronously at the DO serial data output. The communication is synchronized by the serial clock input
CLK.
Standard data transfer timing is shown in Figure 3. The clock polarity is data valid on falling edge. CLK must be
low during CSN transition. The transfer is MSB first.
The transmission cycle begins when the chip is selected with the chip-select-not (CSN) input (H to L). Then the
data is clocked through the shift register. The transmission ends when the CSN input changes from L to H and the
word which has been read into the shift register becomes the control word. The DO output switches then to tristate
status, thereby releasing the DO bus circuit for other uses. The SPI allows to parallel multiple SPI devices by using
multiple CSN lines. The SPI can also be used with other SPI-devices in a daisy-chain configuration.
CSN High to Low & rising edge of SCLK: SDO is enabled. Status information is transfered to Output Shift Register
CSN
time
CSN Low to High: Data from Shift-Register is transfered to Output Driver Logic
CLK
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
15 14
actual Data
DI
15 14 13 12 11 10
9
8
7
new Data
6
5
4
3
2
1
0
15 14
SDI: Data will be accepted on the falling edge of CLK-Signal
previous Status
DO
EF 15 14 13 12 11 10
9
8
7
6
actual Status
5
4
3
2
1 0
15
14
SDO: State will change on the rising edge of CLK-Signal
Figure 3
SPI Standard Data Transfer Timing
7.2
Register Address
The 16-bit SPI frame is composed of an addressable block, an address-independent block and a 2-bit address as
shown in Figure 4.
The control word transmitted from the master to the TLE 8203E is executed at the end of the SPI transmission
(CSN L -> H) and remains valid until a different control word is transmitted or a power on reset occurs. At the
beginning of the SPI transmission (CSN H -> L), the diagnostic data currently valid are latched into the SPI and
transferred to the master. For Status Register address handling, please refer to Section 7.4.
Final Data Sheet
12
Rev. 1.0, 2009-02-04
TLE 8203E
SPI
CSN
time
15
bit
14
13
12
11
10
9
8
7
6
5
Input data
Data for selected register address
DI
Figure 4
SPI Structure
7.3
SPI Bit Definitions
7.3.1
Control - Word
Table 1
Input (Control) Data Register
3
2
1
0
Register
Address
generic data
output data
Data from selected register address
DO
4
generic data
Bit
CtrlReg 00
Mirror Heat Control
CtrlReg 01
PWM1 Input Select
CtrlReg 11
CtrlReg 10
Mirror and Lamp-driver PWM2 Input Select
Control
15
x
HS7sel1
LS4ON
HS7sel2
14
x
HS8sel1
HS4ON
HS8sel2
13
x
x
LS5ON
x
12
x
HS10sel1
HS5ON
HS10sel2
11
x
x
LS6ON
x
10
x
x
HS6ON
x
9
HS7ON
x
HS8ON
x
8
Testmode = 0
x
x
x
7
Testmode = 0
OpL7ON
HS10ON
OpL8ON
6
Testmode = 0
Testmode = 0
x
OpL10ON
Address - Independent Data
5
IS_2
IS_2
IS_2
IS_2
4
IS_1
IS_1
IS_1
IS_1
3
IS_0
IS_0
IS_0
IS_0
2
SRR
SRR
SRR
SRR
Address - Bits
1
RA_1 = 0
RA_1 = 0
RA_1 = 1
RA_1 = 1
0
RA_0 = 0
RA_0 = 1
RA_0 = 0
RA_0 = 1
Note: Testmode is entered when the Testmode bits are set to High. Otherwise set to Low for normal operation.
Final Data Sheet
13
Rev. 1.0, 2009-02-04
TLE 8203E
SPI
Table 2
Control Bit Definitions
Control Bit
Definition
LSxON
Low-side switch no. x is turned ON (OFF) if this bit is set to HIGH (LOW).
HSxON
High-side switch no. x is turned ON (OFF) if this bit is set to HIGH (LOW).
xsel1
Power switch x is selected to be switched by the PWM1 input.
xsel2
Power switch x is selected to be switched by the PWM2 input
OpLxON
The pull-up current for open-load detection on output 4, 5 and 6 are switched on (off) if this bit is
set to HIGH (LOW).
IS_x
The output for the current sense multiplexer is selected by these bits:
IS_2
IS_1
IS_0
Power stage selected for current sense
0
0
0
x
0
0
1
x
0
1
0
x
0
1
1
HS4
1
0
0
HS7
no output selected (IISO = 0)
all others
SRR
Status Register Reset. If set to high, the error bits of the selected status register are reset after
transmission of the data in the next SPI frame (see Chapter 7.4).
RA_x
Register Address, selects the control-register address for the current SPI transmission and the
status-register address for the next SPI transmission.
7.3.2
Diagnosis
Table 3
Output (Status) Data Register
Bit
StatReg 00
Lock and Mirror Heat
Overload
StatReg 01
Lock and Mirror Heat
Open Load
StatReg 10
StatReg 11
Mirror and Lamp-driver Mirror and Lamp-driver
Overload
Open Load
valid for input data RA =
00
valid for input data RA =
01
valid for input data RA =
10
valid for input data RA =
11
15
x
x
LS4OvL
LS4OpL
14
x
x
HS4OvL
x
13
x
x
LS5OvL
LS5OpL
12
x
x
HS5OvL
x
11
x
x
LS6OvL
LS6OpL
10
x
x
HS6OvL
x
9
HS7OvL
HS7OpL
HS8OvL
HS8OpL
8
x
x
x
x
7
x
x
HS10OvL
HS10OpL
6
x
x
x
x
Address - Independent Data
5
PSF
PSF
PSF
PSF
4
TSD
TSD
TSD
TSD
3
TW
TW
TW
TW
Error Flags
Final Data Sheet
14
Rev. 1.0, 2009-02-04
TLE 8203E
SPI
Table 3
Output (Status) Data Register (cont’d)
Bit
StatReg 00
Lock and Mirror Heat
Overload
StatReg 01
Lock and Mirror Heat
Open Load
StatReg 11
StatReg 10
Mirror and Lamp-driver Mirror and Lamp-driver
Open Load
Overload
2
EF_11
EF_11
EF_11
EF_10
1
EF_10
EF_10
EF_01
EF_01
0
EF_01
EF_00
EF_00
EF_00
Note: x-bits are set to low
Table 4
Status Bit Definitions
Status Bit
Definition
LSxOvL
Low-Side switch Over Load. Set to HIGH if low-side switch no. x is shut down due to overcurrent
or overtemperature or crosscurrent.
HSxOvL
High-Side switch Over Load. Set to HIGH if high-side switch no. x is shut down due to
overcurrent or overtemperature or crosscurrent.
LSxOpL
Low-Side switch open load. Set to HIGH if open load (undercurrent) is detected in low-side
switch x.
HSxOpL
High-Side switch Open Load. Set to HIGH if open load is detected in high-side switch x.
PSF
Power Supply Fail. Set to HIGH if the Voltage at the VS pin is below the VS undervoltage
threshold or above the VS overvoltage threshold.
TSD
All powerstages are shut down due to overtemperature.
TW
One or more powerstages have reached the warning temperature.
EF_xy
Error Flag for StatReg xy. Set to HIGH if any bit is set to HIGH StatReg xy.
N.C.
Not connected. These bits may be used for test-mode purposes. They are set to fixed LOW in
normal operation.
7.4
Status Register Address Selection and Reset
The SPI is using a standard shift-register concept with daisy-chain capability. Any data transmitted to the SPI will
be available to the internal logic part at the end of the SPI transmission (CSN L -> H). To read a specific register,
the address of the register is sent by the master to the SPI in a first SPI frame. The data that corresponds to this
address is transmitted by the SPI DO during the following (second) SPI frame to the master. The default address
for Status Register transmission after Power-ON Reset is 00.
The Status-Register-Reset command-bit is executed after the next SPI transmission. The three bits RA_0, RA_1
and SRR act as command to read and reset (or not reset) the addressed Status-Register. This is also explained
in Figure 5.
The TSD status bit is not part of the addressable data but of the address independent data. When any of the status
registers is reset, the TSD bit is reset, too.
Final Data Sheet
15
Rev. 1.0, 2009-02-04
TLE 8203E
SPI
CSN
EF_1
EF_2
Status Register 01 is transferred to
SPI master, but not reset after
transmission
After Power-ON Reset, Status
Register 00 is sent by default
Stat-Reg
10 Data
EF_0
x x
xxxxx
0 1
1
EF_0
EF_1
Stat-Reg
01 Data
Comment
x
xxxxx
EF_2
EF_0
EF_1
x
x x
1 0
SRR
EF_2
xxxxx
xxxxx
1
RA_0
RA_1
xxxxx
Ctrl-Reg
11 Data
0 1
RA_0
Ctrl-Reg
10 Data
0
RA_1
SRR
SRR
RA_0
RA_1
xxxxx
Stat-Reg
00 Data
SO
Ctrl-Reg
01 Data
SI
x x
x
StatReg10 is reset
after CSN
L->H
Status Register 10 is transferred to
SPI master, and reset after
transmission
t
Figure 5
Status Register Addressing and Reset
7.4.1
Error-Flag
In addition to the 16 bits transferred from the TLE 8203E to the SPI master, an additional Error Flag (EF) is
transmitted at the DO pin. The EF status is shown on the DO pin after CSN H -> L, before the first rising edge at
CLK, as shown in Figure 6.
The Error flag is set to H if any of the Status Registers contains an error message (i.e. EF = EF_00 or EF_01 or
EF_10 or EF_11).
CSN
CLK
DO
Z
EF
bit15
bit14
bit13
bit12
CSN
CLK
DO
Figure 6
Z
EF
Z
Error Flag Transmission on DO during Standard SPI Transmission (top), or without Additional
SPI Transmission, CLK Low (bottom)
Final Data Sheet
16
Rev. 1.0, 2009-02-04
TLE 8203E
SPI
7.5
Electrical Characteristics
Electrical Characteristics: SPI-Timing
VS = 8 V to 20 V; VDD = 4.75 V to 5.25 V, Tj = -40 °C to +150 °C; INH = High; all outputs open, all voltages with
respect to ground, positive current flowing into pin (unless otherwise specified)
Pos.
Parameter
Symbol
Limit Values
Unit
Conditions
Min.
Typ.
Max.
7.5.1
CSN lead time
100
–
7.5.2
CSN lag time
100
7.5.3
Fall time for CSN, CLK, DI, DO
7.5.4
Rise time for CSN, CLK, DI, DO
7.5.5
DI data setup time
7.5.6
DI data hold time
7.5.7
DI data valid time
7.5.8
DO data setup time
7.5.9
DO data hold time
7.5.10
No-data-time between SPI
commands
tlead
tlag
tf
tr
tSU
th
tv
tDOsetup
tDOhold
tnodata
–
ns
1)
–
–
ns
1)
–
–
25
ns
1)
–
–
25
ns
1)
40
–
–
ns
1)
40
–
–
ns
1)
–
–
50
ns
1)
0
–
60
ns
1)
50
–
–
ns
1)
5
–
–
µs
1)
7.5.11
Clock frequency
fCL
–
–
2
MHz
1)
7.5.12
Duty cycle of incoming clock at CLK –
40
–
60
%
1)
1) SPI Timing is not subject to production test - specified by design. SPI functional test is performed at 5 MHz CLK frequency.
Timing specified with an external load of 30 pF at pin [DO].
WQRGDWD
&61
WOHDG
WOHDG
WU
WI
WODJ
WODJ
&/.
W68
',
06%
QRWGHILQHG
W'2VHWXS
'2
)ODJ
Figure 7
Timing Diagram
7.6
PWM Inputs
WK
/6%
W'2VHWXS
W'2KROG
06%
/6%
The PWM inputs PWM1 and PWM2 are direct power stage control inputs that can be used to switch on and off
one or more of the power transistors with a PWM signal supplied to this pin. The setting of the SPI Registers
CtrlReg_01 and CtrlReg_11 defines which of the power stages will be controlled by the PWM inputs. If the
selection-bits of power Stage x, xsel1 and xsel2 are LOW, the power stage x is controlled only via the SPI control
bit xON. If the selection bit xsel1 is HIGH and the control bit xON is also high, the power stage x is controlled by
the PWM1 pin (xsel2 and PWM2, respectively). The behavior is shown in the principal schematic and in Table 5
below. In terms of power dissipation due to switching loss, a PWM frequency below 200 Hz is recommended.
Final Data Sheet
17
Rev. 1.0, 2009-02-04
TLE 8203E
SPI
CSN
DI
CLK
DO
S
xON
P
xsel1
I
x ∈ {HS7, HS8, HS10}
xsel2
1
PWM1
&
&
Gate
driver
&
PWM2
1
OUT x
&
power
transistor x
control logic of power transistor x
Figure 8
PWM Input and SPI Control Registers
Table 5
Truth Table for PWM Inputs
xON
xsel1
xsel2
PWM1
PWM2
Power Stage x
0
x
x
x
x
OFF
1
0
0
x
x
ON
1
1
0
0
x
OFF
1
1
0
1
x
ON
1
0
1
x
0
OFF
1
0
1
x
1
ON
1
1
1
1
x
ON
1
1
1
x
1
ON
1
1
1
0
0
OFF
Final Data Sheet
18
Rev. 1.0, 2009-02-04
TLE 8203E
Power-Outputs 4-6 (Bridge Outputs)
8
Power-Outputs 4-6 (Bridge Outputs)
8.1
Protection and Diagnosis
8.1.1
Short Circuit of Output to Ground or Vs
The low-side switches are protected against short circuit to supply and the high-side switches against short to
GND.
If a switch is turned on and the current rises above the shutdown threshold ISD for longer than the shutdown delay
time tdSD, the output transistor is turned off and the corresponding diagnosis bit is set. During the delay time, the
current is limited to ISC as shown in Figure 9.
ISC
OUTx
short to Vs
short to GND
ISD
IOUT
tdSD
t
Figure 9
Short Circuit Protection
The delay time is relatively short (typ. 25 µs) to limit the energy that is dissipated in the device during a short circuit.
This scheme allows high peak-currents as required in motor-applications.
The output stage stays off and the error bit set until a status register reset is sent to the SPI or a power-on reset
is performed.
8.1.2
Cross-Current
If for instance HS4 is ON and LS4 is OFF, you can turn OFF HS4 and turn ON LS4 with the same SPI command.
To ensure that there is no overlap of the switching slopes that would lead to a cross current, the dead-time H to L
and L to H is specified.
In the control registers, it is also possible to turn ON high- and low-side switches of the same half-bridge (e.g.
LS4ON = H and HS4ON = H). To prevent a cross-current through the bridge, such a command is not executed.
Instead, both switches are turned OFF and the Over-Load bit is set High for both switches (e.g. LS4OvL = H and
HS4OvL = H).
8.1.3
Open Load
Open-load detection in ON-state is implemented in the low-side switches of the bridge outputs: When the current
through the low side transistor is lower than the reference current IOCD in ON-state for longer than the open-load
detection delay time tdOC, the according open-load diagnosis bit is set. The output transistor, however, remains
ON. The open load error bit is latched and can be reset by the SPI status register reset or by a power-on reset.
As an example, if a motor is connected between outputs OUT 4 and OUT 5 with a broken wire as shown in
Figure 10, the resulting diagnostic information is shown in Table 6.
Final Data Sheet
19
Rev. 1.0, 2009-02-04
TLE 8203E
Power-Outputs 4-6 (Bridge Outputs)
HS1
OUT 4
LS1
Open Load
Motor
HS2
OUT 5
LS2
Figure 10
Open Load Example
Table 6
Open Load Diagnosis Example
Control
Diagnostic Information
Motor
Connected
Motor
Remark on Open Load
Disconnected Detection
LS4
ON
HS4
ON
LS5
ON
HS5
ON
Motor Rotation
LS4
OpL
LS5
OpL
LS4
OpL
LS5
OpL
0
0
0
0
motor off
0
0
0
0
not detectable
1
0
0
1
clock-wise
0
0
1
0
detected
0
1
1
0
counter clockwise
0
0
0
1
detected
0
1
0
1
brake high
0
0
0
0
not detectable
1
0
1
0
brake low
1
1
1
1
not detectable
8.2
Electrical Characteristics
Electrical Characteristics: OUT4 (Driver for mirror xy and halfbridge for fold)
VS = 8 V to 20 V; VDD = 4.75 V to 5.25 V, Tj = -40 °C to +150 °C; INH = High; all outputs open, all voltages with
respect to ground, positive current flowing into pin (unless otherwise specified)
Pos.
Parameter
Symbol
Limit Values
Unit
Conditions
IOUT = ±1 A;
Tj = 25 °C
IOUT = ±1 A
Tj = 150 °C
Min.
Typ.
Max.
–
0.3
–
Ω
–
0.4
0.7
Ω
–
50
100
µs
VS = 14 V;
–
25
50
µs
–
50
100
µs
–
25
50
µs
resistive load of
14 Ω, see
Figure 11 and
Figure 12
3
–
–
µs
tdONL4 - tdOFFH4
Static Drain-Source ON-Resistance
8.2.1
High- and low-side switch
RDSON4
Switching Times
8.2.2
High-side ON delay-time
8.2.3
High-side OFF delay time
8.2.4
Low-side ON delay-time
8.2.5
Low-side OFF delay time
tdONH4
tdOFFH4
tdONL4
tdOFFL4
8.2.6
Dead-time H to L
tDHL4
Final Data Sheet
20
Rev. 1.0, 2009-02-04
TLE 8203E
Power-Outputs 4-6 (Bridge Outputs)
Electrical Characteristics: OUT4 (Driver for mirror xy and halfbridge for fold) (cont’d)
VS = 8 V to 20 V; VDD = 4.75 V to 5.25 V, Tj = -40 °C to +150 °C; INH = High; all outputs open, all voltages with
respect to ground, positive current flowing into pin (unless otherwise specified)
Pos.
8.2.7
Parameter
Symbol
Dead-time L to H
Limit Values
Unit
Conditions
Min.
Typ.
Max.
tDLH4
3
–
–
µs
tdONH4 - tdOFFL4
ISD4
tdSD4
ISC4
3
4
8
A
10
25
50
µs
high- and lowside
–
6
–
A
IOCD4
tdOC4
12
25
45
mA
200
350
600
µs
–
10
µA
Short Circuit Protection
8.2.8
Over-current shutdown threshold
8.2.9
Shutdown delay time
8.2.10
Short Circuit current
1)
Open Load Detection
8.2.11
Detection current
8.2.12
Delay time
low-side
Leakage Current
8.2.13
OFF-state output current
IOUT4_leakage –
VOUT = 0.2 V
1) Not subject to production test - specified by design.
Electrical Characteristics: OUT 5, 6 (driver for mirror x-y position)
VS = 8 V to 20 V; VDD = 4.75 V to 5.25 V, Tj = -40 °C to +150 °C; INH = High; all outputs open, all voltages with
respect to ground, positive current flowing into pin (unless otherwise specified)
Pos.
Parameter
Symbol
Min.
Limit Values
Typ.
Max.
Un Conditions
it
–
0.5
–
Ω
–
0.8
1.3
Ω
tdONH56
tdOFFH56
tdONL56
tdOFFL56
tDHL56
tDLH56
–
50
100
µs
VS = 14 V;
–
25
50
µs
–
50
100
µs
–
25
50
µs
resistive load of
25 Ω, see Figure 11
and Figure 12
3
–
–
µs
3
–
–
tdONL56 - tdOFFH56
µs tdONH56 - tdOFFL56
ISD56
tdSD56
ISC56
1.25
1.5
3.0
A
10
25
50
µs
–
3.0
–
A
IOCD56
tdOC56
12
25
40
mA low-side
200
350
600
µs
Static Drain-Source ON-Resistance
8.2.14
High- and low-side switch
RDSON56
IOUT = ±0.5 A;
Tj = 25 °C
IOUT = ±0.5 A
Tj = 150 °C
Switching Times
8.2.15
High-side ON delay time
8.2.16
High-side OFF delay time
8.2.17
Low-side ON delay time
8.2.18
Low-side OFF delay time
8.2.19
Dead-time H to L
8.2.20
Dead-time L to H
Short Circuit Protection
8.2.21
Over-current shutdown threshold
8.2.22
Shutdown delay time
8.2.23
Short Circuit current
1)
high- and low-side
Open Load Detection
8.2.24
Detection current
8.2.25
Delay time
Final Data Sheet
21
Rev. 1.0, 2009-02-04
TLE 8203E
Power-Outputs 4-6 (Bridge Outputs)
Electrical Characteristics: OUT 5, 6 (driver for mirror x-y position) (cont’d)
VS = 8 V to 20 V; VDD = 4.75 V to 5.25 V, Tj = -40 °C to +150 °C; INH = High; all outputs open, all voltages with
respect to ground, positive current flowing into pin (unless otherwise specified)
Pos.
Parameter
Symbol
Limit Values
Min.
Typ.
Max.
Un Conditions
it
–
10
µA VOUT = 0.2 V
Leakage Current
8.2.26
OFF-state output current
IOUT56_leakage –
1) Not subject to production test - specified by design.
CSN
ON -> OFF
high-side OFF
delay time
OUTx
tdOFFH
OFF
10%
tDHL
OFF
OFF -> ON
Figure 11
90%
OUTx
tdONL
low-side ON
delay time
Timing Bridge Outputs High to Low
CSN
OFF
low-side OFF
delay time
OUTx
90%
tdOFFL
ON -> OFF
tDLH
OFF -> ON
high-side ON
delay time
OUTx
tdONH
OFF
10%
Figure 12
Timing Bridge Outputs Low to High
Final Data Sheet
22
Rev. 1.0, 2009-02-04
TLE 8203E
Power-Output 7 (Mirror Heater Driver)
9
Power-Output 7 (Mirror Heater Driver)
Output 7 is a high-side switch intended to drive ohmic loads like the heater of an exterior mirror.
9.1
Protection and Diagnosis
9.1.1
Short Circuit of Output to Ground
If the high-side switch is turned on and the current rises above the shutdown threshold ISD for longer than the
shutdown delay time tdSD, the output transistor is turned off and the corresponding diagnosis bit is set. During the
delay time, the current is limited to ISC as shown in Figure 13.
ISC
OUT 7
ISD
short to GND
IOU T
td SD
t
Figure 13
Short Circuit Protection
The output stage stays off and the error bit set until a status register reset is sent to the SPI or a power-on reset
is performed.
9.1.2
Open Load
For the high-side switches, an open-load in OFF-state scheme is used as shown in Figure 10. The output is pulled
up by a current source IOpL. In OFF-state, the output voltage is monitored and compared to the threshold VOpL. If
the voltage rises above this threshold, the open-load signal is set to high. This is equivalent to comparing the load
resistance to the value VOpL / IOpL. The open load error bit is latched and can be reset by the SPI status register
reset or by a power-on reset.
The pull-up current can be switched on and off by the OpLxON bits. This bit should be set to LOW (i.e. pull-up
current switched off) if an output is used to drive LEDs because they may emit light if biased with the pull-up
current.
Final Data Sheet
23
Rev. 1.0, 2009-02-04
TLE 8203E
Power-Output 7 (Mirror Heater Driver)
OpL7ON
IOpL
Gate
driver
switch ON HS7
OUT 7
high-side
switch 7
1
HS7OpL
Filter
&
+
-
RLoad
+
-
VOpL
Figure 14
Open Load in OFF-state Scheme
9.2
Electrical Characteristics
Electrical Characteristics: OUT 7(mirror heater driver)
VS = 8 V to 20 V; VDD = 4.75 V to 5.25 V, Tj = -40 °C to +150 °C; INH = High; all outputs open, all voltages with
respect to ground, positive current flowing into pin (unless otherwise specified)
Pos.
Parameter
Symbol
Limit Values
Unit
Conditions
IOUT = 2.5 A;
Tj = 25 °C
IOUT = 2.5 A
Tj = 150 °C
Min.
Typ.
Max.
–
0.07
–
Ω
–
0.1
0.17
Ω
tdONH7
trise7
tdOFFH7
tfall7
–
5
15
µs
VS = 14 V;
–
15
40
µs
–
20
40
µs
–
5
10
µs
resistive load of
10 Ω, see
Figure 15
ISD7
tdSD7
ISC7
6.25
8
11
A
–
10
25
50
µs
–
–
12
–
A
–
IOpL7
100
–
300
µA
VOUT = 4 V
Static Drain-source ON-Resistance
9.2.1
RDSON7
High-side switch
Switching Times
9.2.2
Turn-ON delay time
9.2.3
Output rise-time
9.2.4
Turn-OFF delay time
9.2.5
Output fall-time
Short Circuit Protection
9.2.6
Over-current shutdown threshold
9.2.7
Shutdown delay time
9.2.8
Short Circuit current
1)
Open Load Detection
9.2.9
Pull-up current
Final Data Sheet
24
Rev. 1.0, 2009-02-04
TLE 8203E
Power-Output 7 (Mirror Heater Driver)
Electrical Characteristics: OUT 7(mirror heater driver) (cont’d)
VS = 8 V to 20 V; VDD = 4.75 V to 5.25 V, Tj = -40 °C to +150 °C; INH = High; all outputs open, all voltages with
respect to ground, positive current flowing into pin (unless otherwise specified)
Pos.
Parameter
9.2.10
Detection Threshold
9.2.11
Delay time
Symbol
Limit Values
Unit
Conditions
Min.
Typ.
Max.
2
–
4
V
–
–
–
200
µs
–
IOUT7_leakage –
–
5
µA
VOUT = GND
VOpL7
tdOC7
Leakage Current
9.2.12
OFF-state output current
1) Not subject to production test - specified by design.
PWM
t FALL
tRISE
PWM
90%
90%
OUT7
t dON
t dOFF
10%
Figure 15
10%
Timing OUT 7
Final Data Sheet
25
Rev. 1.0, 2009-02-04
TLE 8203E
Power-Outputs 8 and 10 (Lamp drivers)
10
Power-Outputs 8 and 10 (Lamp drivers)
Outputs 8 and 10 are a high-side switches intended to drive ohmic loads 5 W or 10 W lamp (bulb) loads.
10.1
Protection and Diagnosis
10.1.1
Short Circuit of Output to Ground
The high-side switches Out 8 and 10 are protected against short to GND.
Short Circuit during Switch-on
During switch-on of an output a current and voltage level is used to check for a short circuit. If a switch is turned
on and the short circuit condition is valid after tdSDon8 the output transistor is turned off and the corresponding
diagnosis bit is set. A short circuit condition is valid if the current rises above the shutdown threshold ISD8 and the
voltage at the output stays below VSD8. During the delay time, the current is limited to ISC8 as shown in Figure 16
ISC8
OUT 8, 10
IOUT
ISD8
short to GND
IOUT
tdSDon8
VOUT
t
VSD8
VOUT
Figure 16
Short Circuit Protection during Switch-on
Final Data Sheet
26
Rev. 1.0, 2009-02-04
TLE 8203E
Power-Outputs 8 and 10 (Lamp drivers)
Short Circuit in On-state
If a switch is already on and the current rises above the shutdown threshold ISD for longer than the shutdown delay
time tdSD the output transistor is turned off and the corresponding diagnosis bit is set. This is independent of the
voltage Vout. See Figure 17.
ISC8
OUT 8, 10
IOUT
ISD8
IOUT
short to GND
tdSD8
t
Figure 17
Short Circuit Protection in On-state
10.1.2
Open Load
For the high-side switches, an open-load in OFF-state scheme is used as shown in Figure 18. The output is pulled
up by a current source IOpL. In OFF-state, the output voltage is monitored and compared to the threshold VOpL. If
the voltage rises above this threshold, the open-load signal is set to high. This is equivalent to comparing the load
resistance to the value VOpL / IOpL. The open load error bit is latched and can be reset by the SPI status register
reset or by a power-on reset.
The pull-up current can be switched on and off by the OpLxON bits. This bit should be set to LOW (i.e. pull-up
current switched off) if an output is used to drive LEDs because they may emit light if biased with the pull-up
current.
OpLxON
IOpL
Gate
driver
switch ON HSx
OUT x
high-side
switch
1
HSxOpL
Filter
&
+
-
R Load
V OpL
Figure 18
+
-
Open Load in OFF-state Scheme
Final Data Sheet
27
Rev. 1.0, 2009-02-04
TLE 8203E
Power-Outputs 8 and 10 (Lamp drivers)
10.2
Electrical Characteristics
Electrical Characteristics: OUT 8, 10 (Lamp drivers)
VS = 8 V to 20 V; VDD = 4.75 V to 5.25 V, Tj = -40 °C to +150 °C; INH = High; all outputs open, all voltages with
respect to ground, positive current flowing into pin (unless otherwise specified)
Pos.
Parameter
Symbol
Limit Values
Unit
Conditions
IOUT = +0.5 A;
Tj = 25 °C
IOUT = +0.5 A
Tj = 150 °C
Min.
Typ.
Max.
–
0.4
–
Ω
–
0.5
0.8
Ω
tdONH8,10
trise8,10
tdOFFH8,10
tfall8,10
–
5
15
µs
VS = 14 V;
5
10
30
µs
–
25
50
µs
7
15
30
µs
resistive load of
25 Ω, see
Figure 15
ISD8,10
VSD8,10
1.8
2.9
3.5
A
–
1.5
2.5
3.3
V
–
ISC8,10
tdSDon8,10
tdSD8,10
–
4.2
–
A
–
125
200
350
µs
at switching-on
10
25
60
µs
in on-state
IOpL8,10
VOpL8,10
tdOC8,10
100
–
250
µA
VOUT = 4 V
2
–
4
V
–
–
–
200
µs
–
IOUT810_leakage –
–
5
µA
VOUT = GND
Static Drain-Source ON-Resistance
10.2.1
RDSON8,10
High-side switch
Switching Times
10.2.2
Turn-ON delay time
10.2.3
Output rise-time
10.2.4
Turn-OFF delay time
10.2.5
Output fall-time
Short Circuit Protection
10.2.6
Over-current shutdown threshold
10.2.7
Over-current shutdown threshold
voltage
10.2.8
Short circuit current1)
10.2.9
Shutdown delay time
10.2.10 Shutdown delay time
Open Load Detection
10.2.11 Pull-up current
10.2.12 Detection Threshold
10.2.13 Delay time
Leakage Current
10.2.14 OFF-state output current
1) Not subject to production test - specified by design.
PWM
t FALL
tRISE
PWM
90%
90%
OUT 8, 10
t dON
t dOFF
10%
Figure 19
10%
Timing OUT 8, 10
Final Data Sheet
28
Rev. 1.0, 2009-02-04
TLE 8203E
Logic In- and Outputs
11
Logic In- and Outputs
The threshold specifications of the logic inputs are compatible to both 5 V and 3.3 V standard CMOS micro
controller outputs. The logic output DO is a 5 V CMOS output.
11.1
Electrical Characteristics
Electrical Characteristics: Diagnostics
VS = 8 V to 20 V; VDD = 4.75 V to 5.25 V, Tj = -40 °C to +150 °C; INH = High; all outputs open, all voltages with
respect to ground, positive current flowing into pin (unless otherwise specified)
Pos.
Parameter
Symbol
Limit Values
Unit
Conditions
Min.
Typ.
Max.
–
–
2
V
1
–
–
V
VIN rising
VIN falling
100
–
600
mV
–
–
–
50
µA
VIINH = 2 V
VIH
VIL
VIHY
IICSN
IInput
–
–
2
V
1
–
–
V
VIN rising
VIN falling
100
–
600
mV
–
-50
-25
-10
µA
10
25
50
µA
VCSN = 1 V
VInput = 2 V
CI
–
10
15
pF
0 V < VDD < 5.25 V
VDOH
VDD -
VDD -
–
V
ISDOH = 1 mA
1.0
0.7
–
0.2
0.4
V
11.1.13 Tri-state leakage current
VDOL
IDOLK
-10
–
10
µA
11.1.14 Tri-state input capacitance1)
CDO
–
10
15
pF
ISDOL = -1.6 mA
VCSN = VDD;
0 V < VSDO < VDD
VCSN = VDD;
0 V < VDD < 5.25 V
Inhibit Input
11.1.1
H-input voltage threshold
11.1.2
L-input voltage threshold
11.1.3
Hysteresis of input voltage
11.1.4
Pull-down current
VIH
VIL
VIHY
IIINH
Logic Inputs DI, CLK, CSN, PWM1 and PWM2
11.1.5
H-input voltage threshold
11.1.6
L-input voltage threshold
11.1.7
Hysteresis of input voltage
11.1.8
Pull-up current at pin CSN
11.1.9
Pull-down current at pins PWM1,
PWM2, DI, CLK
11.1.10 Input capacitance at pin CSN, DI,
CLK, PWM1, PWM21)
Logic Output DO
11.1.11 H-output voltage level
11.1.12 L-output voltage level
1) Not subject to production test, specified by design.
Final Data Sheet
29
Rev. 1.0, 2009-02-04
TLE 8203E
Application Information
12
Application Information
Note: The following information is given as a hint for the implementation of the device only and shall not be
regarded as a description or warranty of a certain functionality, condition or quality of the device.
12.1
Application Diagram
VBATT_1
VBATT_2
TLE 8458
V CC
VS
22
µF
LIN
100
nF
10
µF
100
nF
100kΩ
IPD 30N03S2L-07
47uF //
2 x 100 nF
< 40V
3.3nF
EN
LIN
220
pF
TxD
RxD
WK
GND
GO
RxD
VDD
TxD
GPIO 3
Vs
CP
VDD
XC866
TLE 8203 E
OUT 4
INH
GPIO 1
mirror-x M
CSN
GPIO 2
OUT 5
CLK
SCLK
DI
SDI
mirror-y
DO
SDO
M
OUT 6
PWM1
TIMER 1
PWM2
TIMER 2
ISO
A/D
OUT 7
mirror-heat
Rsense
700Ω
OUT 8
OUT 10
DIG_GND
Figure 20
POWER_GND
Application Example for Mirror Control
Final Data Sheet
30
Rev. 1.0, 2009-02-04
TLE 8203E
Package Outlines
Package Outlines
8˚ MAX.
1.1
7.6 -0.2 1)
3)
0.65
0.7 ±0.2
0.1 C 36x
SEATING PLANE
C
17 x 0.65 = 11.05
0.33 ±0.08 2)
0.23 +0.09
0.35 x 45˚
2.55 MAX.
0...0.10
STAND OFF
2.45 -0.2
13
0.17
M
10.3 ±0.3
A-B C D 36x
D
Bottom View
A
36
19
19
Ejector Mark
36
Y
Exposed Diepad
18
1
18
B
1
X
Index Marking
12.8 -0.21)
Index Marking
Exposed Diepad Dimensions
Leadframe
Package
PG-DSO-36-24, -41, -42 A6901-C001
A6901-C003
PG-DSO-36-38
A6901-C007
PG-DSO-36-38
PG-DSO-36-50
A6901-C008
X
7
7
5.2
6.0
Y
5.1
5.1
4.6
5.4
1) Does not include plastic or metal protrusion of 0.15 max. per side
2) Does not include dambar protrusion of 0.05 max. per side
3) Distance from leads bottom (= seating plane) to exposed diepad
PG-DSO-36-24, -38, -41, -42, -50-PO
Figure 21
V09
PG-DSO-36-50 (Plastic Dual Small Outline Package)
Green Product ( RoHS compliant )
To meet the world-wide customer requirements for environmentally friendly products and to be compliant with
government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e
Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).
You can find all of our packages, sorts of packing and others in our
Infineon Internet Page “Products”: http://www.infineon.com/products.
Final Data Sheet
31
Dimensions in mm
Rev. 1.0, 2009-02-04
TLE 8203E
Revision History
14
Revision History
0.9
Version
Date
Changes
1.0
03.02.09
Final Data Sheet Release
Final Data Sheet
32
Rev. 1.0, 2009-02-04
Edition 2009-02-04
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2009 Infineon Technologies AG
All Rights Reserved.
Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of conditions or
characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any
information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties
and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights
of any third party.
Information
For further information on technology, delivery terms and conditions and prices, please contact the nearest
Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances. For information on the types in
question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with the express written
approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure
of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support
devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may
be endangered.