TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 D D D D D D D D D Negative 5-V 200-mA Output (VCC ≥ 4.5 V) 4-V to 6.2-V Input Operating Range 78% Typical Efficiency 160-kHz Fixed-Frequency Current-Mode PWM Controller EN Input Inhibits Operation and Reduces Supply Current to 1 µA Soft Start 8-Pin SOIC and DIP Packages –40°C to 85°C Free-Air Temperature Range Pin-for-Pin Compatible with MAX735 D OR P PACKAGE (TOP VIEW) EN REF SS COMP 1 8 2 7 3 6 4 5 VCC OUT GND FB description The TPS6735 is a fixed negative 5-V output inverting dc/dc converter capable of delivering 200 mA from inputs as low as 4.5 V. The only external components required are an inductor, an output filter capacitor, an input filter capacitor, a reference filter capacitor, and a Schottky rectifier. An enable input is provided to shut down the inverter when a –5-V output is not needed. The typical supply current is 1.9 mA at no-load and is further reduced to 1-µA when the enable input is low. The TPS6735 is a 160-kHz current-mode pulse-width-modulation (PWM) controller with a p-channel MOSFET power switch. The gate drive uses the –5-V output to reduce the die area needed to realize the 0.4-Ω MOSFET. Soft start is accomplished with the addition of one small capacitor at SS. A 1.22-V reference is available for external loads up to 125 µA. The TPS6735 is attractive for board-level dc/dc conversion in computer peripherals and in battery-powered equipment requiring high efficiency and low supply current. The TPS6735 is available in 8-pin DIP and SOIC packages and operates over a free-air temperature range of –40°C to 85°C. VI 4 V to 6.2 V + 47 µF 1 ENABLE 2 10 µF + 3 4 TPS6735 EN VCC REF OUT SS GND COMP FB 8 7 1 µF 1N5817 –5V 6 5 10 µH + 100 µF 82 pF† † Not required for loads of 100 mA or less Figure 1. Typical Circuit Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 1997, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 AVAILABLE OPTIONS PACKAGED DEVICES TA SMALL OUTLINE (D) – 40°C to 85°C TPS6735ID CHIP FORM (Y) PLASTIC DIP (P) TPS6735IP TPS6735Y The D package is also available taped and reeled (TPS6735IDR). functional block diagram EN 1 EN EN FB COMP GND 5 2 Σ R Driver Q Voltage Reference S PWM Comparator 7 FB 160-kHz Oscillator Power Switch PMOS 1.2 MΩ SS 3 x3 VCC UVLO SS Clamp REF 2 VCC Overcurrent Comparator Drive Latch + _ Error Amplifier REF CurrentSense Amplifier x3 4 6 8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 OUT TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 chip information These chips, when properly assembled, display characteristics similar to the TPS6735. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform. BONDING PAD ASSIGNMENTS 1 8 8 8 (1) (8) (2) (7) EN 2 REF (3) TPS6735Y (6) SS (4) 7 82 VCC OUT GND (5) COMP FB 7 CHIP THICKNESS: 15 TYPICAL 6 BONDING PADS: 4 × 4 MINIMUM TJ max = 150°C TOLERANCES ARE ± 10%. 3 4 5 5 ALL DIMENSIONS ARE IN MILS. 75 Terminal Functions TERMINAL NAME DESCRIPTION NO. EN 1 Enable. EN > 2 V turns on the TPS6735. EN ≤ 0.4 V turns it off. REF 2 1.22-V reference voltage output. REF can source 125 µA for external loads. SS 3 Soft start. A capacitor between SS and GND brings the output voltage up slowly. COMP 4 Compensation. A capacitor to ground stabilizes the feedback loop. FB 5 Feedback. FB connects to the dc/dc converter output. GND 6 Ground OUT 7 Power MOSFET drain connection VCC 8 Supply-voltage input POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 detailed description The following descriptions refer to the functional block diagram. current-sense amplifier The current-sense amplifier, which has a fixed gain of 3, amplifies the slope-compensated current-sense voltage (a summation of the voltage on the current-sense resistor and the oscillator ramp) and feeds it to the PWM comparator. driver latch The latch, which consists of a set/reset flip-flop and associated logic, controls the state of the power switch by turning the driver on and off. A high output from the latch turns the switch on; a low output turns it off. In normal operation the flip-flop is set high during the clock pulse, but gating keeps the latch output low until the clock pulse is over. The latch is reset when the PWM comparator output goes high. enable (EN) A logic low on EN puts the TPS6735 in shutdown mode. In shutdown, the output power switch, voltage reference, and other functions shut off and the supply current is reduced to 1-µA maximum. The soft-start capacitor is discharged through a 1.2-MΩ resistance and the output falls to zero volts. error amplifier The error amplifier is a high-gain differential amplifier used to regulate the converter output voltage. The amplifier generates an error signal, which is fed to the PWM comparator, by comparing a sample of the output voltage to the reference and amplifying the difference. The output sample is obtained from a resistive divider connected between FB and REF. FB is connected externally to the converter output, and the divider output is connected to the error-amplifier input. An 82-pF capacitor connected between COMP and GND is required to stabilize the control loop for loads greater than 100 mA. oscillator and ramp generator The oscillator circuit provides a 160-kHz clock to set the converter operating frequency, and a timing ramp for slope compensation. The clock waveform is a pulse, a few hundred nanoseconds in duration, that is used to limit the maximum power switch duty cycle to 95%. The timing ramp is summed with the current-sense signal at the input to the current-sense amplifier. overcurrent comparator The overcurrent comparator monitors the current in the power switch. The comparator trips and initiates a soft-start cycle if the power-switch current exceeds 2 A peak. power switch The power switch is a 0.4-Ω p-channel MOSFET with current sensing. The drain is connected to OUT and the current sense is connected to a resistor. The voltage across the resistor is proportional to current in the power switch and is tied to the overcurrent comparator and the current-sense amplifier. In normal operation, the power switch is turned on at the start of each clock cycle and turned off when the PWM comparator resets the drive latch. PWM comparator The comparator resets the drive latch and turns off the power switch whenever the slope-compensated current-sense signal from the current-sense amplifier exceeds the error signal. reference The 1.22-V reference is brought out on REF and can source 125-µA maximum to external loads. A 10-µF capacitor connected between REF and GND is recommended to minimize noise pickup. 4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 SS clamp The SS clamp circuit limits the signal level on error-amplifier output during start-up. The voltage on SS is amplified and used to override the error-amplifier output until it rises above that output, at which point the error amplifier takes over. This prevents the input to the PWM comparator from exceeding its common-mode range (i.e., error amplifier output too high to be reached by the current ramp) by limiting the maximum voltage on the error-amplifier output during start-up. Soft start causes the output voltage to increase to the regulation point at the controlled rate. The voltage on the charging soft-start capacitor gradually raises the clamp on the error amplifier output voltage, limiting surge currents at power up by increasing the current limit threshold on a cycle-by-cycle basis. A soft-start cycle is initiated when either the enable (EN) signal is switched high or an overcurrent fault condition triggers the discharge of the soft-start capacitor. undervoltage lockout (UVLO) The supply voltage is fed through a voltage divider to the input of the UVLO and compared to a reference. The undervoltage-lockout logic prevents the MOSFET from turning on while the supply voltage is below the undervoltage-lockout voltage threshold, and once the supply voltage on VCC is above the threshold, an SS cycle is initiated. DISSIPATION RATING TABLE TA ≤ 25°C POWER RATING DERATING FACTOR ABOVE TA = 25°C TA = 70°C POWER RATING TA = 85°C POWER RATING D 725 mW 5.8 mW/°C 464 mW 377 mW P 1175 mW 9.4 mW/°C 752 mW 611 mW PACKAGE absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 7 V OUT to VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12.5 V FB (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 V SS, COMP, EN voltage range (see Note 1) . . . . . . . . . . . . . . . . . . . . –0.3 V to VCC +0.3 V Peak switch current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 A Reference current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.5 mA Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –40°C to 85°C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C Lead temperature 1,6mm (1/16 inch) from case for 10 s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C Pin voltages: † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to network terminal ground. recommended operating conditions MIN Supply voltage NOM 4 Decoupling capacitor Input capacitor MAX 6.2 UNIT V 1 µF 47 µF 10 µF 100 µF Compensation capacitor 82 pF Inductor 10 µH Reference capacitor Output capacitor POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 electrical characteristics over recommended operating free-air temperature range, VCC = 5 V, IO = 0, EN = 5 V, typical values are at TA = 25°C (unless otherwise noted) (refer to Figure 15) PARAMETER TEST CONDITION MIN Supply current TYP MAX 1.9 Standby current EN = 0.4 V 1 High-level input threshold voltage, EN Low-level input threshold voltage, EN 0.4 Input current, EN –1 UNIT mA 10 µA 2 V 1 µA V Compensation pin impedance 7.5 kΩ Oscillator frequency 160 kHz 1.22 V IO(ref) ≤ 125 µA Reference voltage Reference drift 50 ppm/°C Undervoltage lockout 3.7 V On resistance, OUT 0.4 Ω Leakage current, OUT 20 nA performance characteristics over recommended operating free-air temperature range, typical values at TA = 25°C (unless otherwise noted) (refer to Figure 15) PARAMETER TEST CONDITION TYP MAX UNIT –5 –5.25 V Output voltage VCC = 4.5 V to 6.2 V IO = 0 mA to 200 mA –4.75 Load current VCC = 4.5 V to 6.2 V VCC = 4.5 V to 6.2 V 200 Line regulation Load regulation IO = 25 mA to 200 mA IO =100 mA Efficiency 6 MIN POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 270 0.2% 0.2% 78% mA TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 5 0 –5 VI = 5 V VO = – 5 V IO = 100 mA 1 0.5 0 I – Inductor Current – A Voltage at Out – V APPLICATION INFORMATION 2.5 µs/div t – Time – s Figure 2. Switching Waveforms 1 0.5 0 0 –50 Output Voltage – mV I – Inductor Current – A VI = 5 V VO = – 5 V IO = 100 mA 2.5 µs/div t – Time – s Figure 3. Output Voltage Ripple POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 VI = 5 V VO = – 5 V IO = 0 mA to 200 mA 200 100 50 0 –50 2 ms/div Output Voltage Ripple – mV I L – Load Current – mA APPLICATION INFORMATION t – Time – s Figure 4. Load Transient Response 5 4 3 10 2 0 1 – 10 0 VI = 4.5 V to 6 V VO = – 5 V IO = 100 mA 2 ms/div t – Time – s Figure 5. Line Transient Response 8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 Output Voltage Ripple – mV VI – Input Voltage – V 6 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 4 2 0 VI = 5 V VO = –5 V IO = 100 mA 0 –2 –4 –6 VO – Output Voltage – V Voltage at EN – V APPLICATION INFORMATION 2.5 ms/div t – Time – s Figure 6. Enable Response Time system typical characteristics EFFICIENCY vs LOAD CURRENT PEAK INDUCTOR CURRENT vs LOAD CURRENT 80 1.8 TA = 25°C (see Figure 15) VI = 5 V (see Figure 15) 1.6 78 1.4 Peak Inductor Current – A VI = 6 V Efficiency – % 76 VI = 5 V 74 VI = 4 V 72 1.2 1 0.8 0.6 0.4 70 0.2 68 50 100 150 200 250 IL – Load Current – mA 300 0 0 50 Figure 7 250 100 150 200 IL – Load Current – mA 300 350 Figure 8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 APPLICATION INFORMATION system typical characteristics (continued) NO-LOAD SUPPLY CURRENT vs SUPPLY VOLTAGE MAXIMUM LOAD CURRENT vs SUPPLY VOLTAGE 2 (see Figure 15) 350 1.6 Maximum Load Current – mA No-Load Supply Current – mA 1.8 400 IO = 0 A (see Figure 15) 1.4 1.2 1 0.8 0.6 0.4 250 200 150 100 50 0.2 0 0.5 1 300 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 0 3.75 4 4.25 4.5 4.75 5 5.25 5.5 5.75 6 6.25 6.5 6.5 Supply Voltage – V Supply Voltage – V Figure 9 Figure 10 SWITCH CURRENT LIMIT vs SOFT-START VOLTAGE OSCILLATOR FREQUENCY vs TEMPERATURE 172 2 VI = 4 V 1.8 VI = 5 V 168 166 VI = 6 V 164 162 160 158 1.4 VI = 4 V 1.2 1 0.8 0.6 R1 and R2 Varied (see Figure 15) 0.2 0 20 40 60 80 100 120 140 0 200 T – Temperature – °C 400 600 800 Soft-Start Voltage – mV Figure 11 10 VI = 6 V 0.4 156 154 – 40 – 20 VI = 5 V 1.6 Switch Current Limit – A f osc – Oscillator Frequency – kHz 170 Figure 12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1000 1200 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 APPLICATION INFORMATION system typical characteristics (continued) DRAIN-SOURCE ON-STATE RESISTANCE vs TEMPERATURE 70 C6 varied (see Figure 7) 60 Soft-Start Delay – ms VI = 4 V 50 40 VI = 6 V 30 VI = 5 V 20 10 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 1.1 1.2 1.3 1.4 C – Capacitance – µF r DS(on) – Drain-Source On-State Resistance – Ω SOFT-START DELAY vs CAPACITANCE 0.7 0.6 VI = 6 V 0.5 0.4 VI = 4 V VI = 5 V 0.3 0.2 0.1 0 – 40 – 20 0 20 40 60 80 100 120 140 T – Temperature – °C Figure 13 Figure 14 The TPS6735 operates in the voltage-inverting circuit, shown in Figure 15, which can generate a –5-V output. The circuit is ideal for applications that require a negative polarity voltage on the output with respect to the input ground, and for energy management systems. The TPS6735 can be placed in a shutdown mode (1-µA quiescent current) by forcing EN low. soft start The soft-start capacitor provides an orderly start-up of the converter by slowly increasing the switch current limit during power-up. The soft-start timing is controlled by the SS capacitance (see Figure 13 for the capacitance value corresponding to the desired delay time). The switch current limit is proportional to the voltage applied to SS, which is internally pulled to REF by a 1.2-MΩ resistor. SS can be externally pulled lower than REF to limit the switch current. A UVLO condition or an overcurrent condition initiates an SS cycle by discharging the SS capacitor to ground through an internal transistor. A minimum of a 10-nF capacitor must be connected to SS to current limit correctly. inductor selection The standard 10-µH inductor required by the TPS6735 must have a saturation current greater than the peak switch current at the desired maximum load. Operation over the full voltage range and current range is assured by the 10-µH inductor. To determine the required inductor staturation level, refer to the typical operating characteristics graph for peak inductor current versus load current (see Figure 8). POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 APPLICATION INFORMATION output filter capacitor A low equivalent series resistance (ESR) output filter capacitor is necessary to minimize the output-ripple voltage. An ESR of 100 mΩ limits the output ripple to 90 mV or less for output loads up to 200 mA. rectifier A Schottky diode or high-speed silicon rectifier should be used with a maximum continuous current rating of 1 A for operation up to full load (200 mA). output ripple filtering A low-pass filter may be added to the converter output to reduce the output voltage ripple (see Figure 15). The LC filter has a cutoff frequency of 7.2 kHz. The inductor filter must have a low resistance to avoid large output voltage drops. The output voltage ripple is reduced to 5 mV when the LC output filter is used. FB must be connected to the output node before the connection for the low-pass filter. printed circuit board layout A ground plane is recommended in a printed circuit board (PCB) layout to ensure quiet operation. Attention should be given to minimizing the lengths of the switching loops. Bypass capacitors should be placed as close to the TPS6735 as possible to prevent instability and noise pickup. VCC and GND should be bypassed directly with a 1-µF ceramic capacitor and a large bypass capacitor (e.g. 47 µF) to maximize noise immunity. The TPS6735 should not be used with IC sockets, wire-wrap prototype boards, or other constructions that are susceptible to noise pick-up. Optional Low-Pass Output Filter VI 22 µH + R3 10 kΩ C1 47 µF TPS6735ID 1 EN VCC 8 ENABLE 2 R1 130 kΩ C6 0.1 µF R2 300 kΩ 3 4 REF SS COMP OUT GND FB 7 6 VO C5 1 µF L1 10 µH 5 + C3 10 µF C4 82 pF Figure 15. Application Circuit 12 POST OFFICE BOX 655303 22 µF + • DALLAS, TEXAS 75265 D1 1N5817 1 A, 20 V C2 + 100 µF/10 V TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 APPLICATION INFORMATION Table 1. Bill of Materials QTY REF DES DESCRIPTION –5 V MANUFACTURER PART NO. MANUFACTURER 1 IC Power supply U1 TPS6735ID Texas Instruments 1 Diode Schottky D1 1N5817GI General Instrument 1 Inductor 10 µH L1 DO1608C-103 CD54-100 Coilcraft, Sumida 1 Capacitor 47 µF tantalum 16 V 7343 C1 593D476X9016D2W TPSD476K016R0100 Sprague, AVX 1 Capacitor 100 µF tantalum 10 V 7343 C2 593D107X9010D2W TPSD107D016R0100 Sprague, AVX 1 Capacitor 10 µF tantalum 10 V 3528 C3 293D106X0010B2W 267E 1002 106 Sprague, MATSUO 1 Capacitor 82 pF ceramic 50 V 0805 C4 1 Capacitor 1 µF ceramic 16 V 1206 C5 1 Capacitor 0.1 µF ceramic 50 V 0805 C6 1 Resistor 130 kΩ 0805 R1 1 Resistor 300 kΩ 0805 R2 1 Resistor 10 kΩ 0805 R3 TEXAS INSTRUMENTS C1 P1 + U1 P2 R1 + J1 C6 C3 SLVP095 C5 + C2 K D1 R2 L1 + C4 TPS6735 EVALUATION BOARD SILK SCREEN TOP Figure 16. Component Placement POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 13 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 APPLICATION INFORMATION TEXAS INSTRUMENTS C1 P1 SLVP095 P2 C5 R3 U1 D1 C2 R1 C4 C3 J1 L1 R2 TPS6735 EVALUATION BOARD SOLDER PASTE MASK Figure 17. Solder Paste Mask COMPONENT SIDE Figure 18. PC Component Side 14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 APPLICATION INFORMATION Figure 19. PC Wiring Side (Viewed From Component Side) POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 15 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 MECHANICAL DATA D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE 14 PIN SHOWN PINS ** 0.050 (1,27) 8 14 16 A MAX 0.197 (5,00) 0.344 (8,75) 0.394 (10,00) A MIN 0.189 (4,80) 0.337 (8,55) 0.386 (9,80) DIM 0.020 (0,51) 0.014 (0,35) 14 0.010 (0,25) M 8 0.244 (6,20) 0.228 (5,80) 0.008 (0,20) NOM 0.157 (4,00) 0.150 (3,81) 1 Gage Plane 7 A 0.010 (0,25) 0°– 8° 0.044 (1,12) 0.016 (0,40) Seating Plane 0.069 (1,75) MAX 0.010 (0,25) 0.004 (0,10) 0.004 (0,10) 4040047 / B 03/95 NOTES: A. B. C. D. E. 16 All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15). Four center pins are connected to die mount pad. Falls within JEDEC MS-012 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TPS6735 FIXED NEGATIVE 5-V 200-mA INVERTING DC/DC CONVERTER SLVS141A – JULY 1996 – REVISED JANUARY 1997 MECHANICAL DATA P (R-PDIP-T8) PLASTIC DUAL-IN-LINE PACKAGE 0.400 (10,60) 0.355 (9,02) 8 5 0.260 (6,60) 0.240 (6,10) 1 4 0.070 (1,78) MAX 0.310 (7,87) 0.290 (7,37) 0.020 (0,51) MIN 0.200 (5,08) MAX Seating Plane 0.125 (3,18) MIN 0.100 (2,54) 0.021 (0,53) 0.015 (0,38) 0°– 15° 0.010 (0,25) M 0.010 (0,25) NOM 4040082 / B 03/95 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Falls within JEDEC MS-001 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 17 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated