TI TPS82695

TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
500-mA, HIGH-EFFICIENCY MicroSiP™ STEP-DOWN CONVERTER (PROFILE <1mm)
Check for Samples: TPS82690, TPS82695, TPS82697
FEATURES
1
•
•
•
•
•
•
•
•
•
•
•
2
•
•
Total Solution Size <6.7 mm2
95% Efficiency at 4MHz Operation
24μA Quiescent Current
High Duty-Cycle Operation
Best in Class Load and Line Transient
±2% Total DC Voltage Accuracy
Automatic PFM/PWM Mode Switching
Low Ripple Light-Load PFM Mode
Excellent AC Load Regulation
Internal Soft Start, 130-µs Start-Up Time
Integrated Active Power-Down Sequencing
(Optional)
Current Overload and Thermal Shutdown
Protection
Sub 1-mm Profile Solution
APPLICATIONS
•
•
•
LDO Replacement
Cell Phones, Smart-Phones
PoL Applications
DESCRIPTION
The TPS8269xSIP device is a complete 500mA,
DC/DC step-down power supply intended for
low-power applications. Included in the package are
the switching regulator, inductor and input/output
capacitors. No additional components are required to
finish the design.
The TPS8269xSIP is based on a high-frequency
synchronous step-down dc-dc converter optimized for
battery-powered
portable
applications.
The
MicroSIP™ DC/DC converter operates at a regulated
4-MHz switching frequency and enters the
power-save mode operation at light load currents to
maintain high efficiency over the entire load current
range.
The PFM mode extends the battery life by reducing
the quiescent current to 24μA (typ) during light load
operation. For noise-sensitive applications, the device
has PWM spread spectrum capability providing a
lower noise regulated output, as well as low noise at
the input. These features, combined with high PSRR
and AC load regulation performance, make this
device suitable to replace a linear regulator to obtain
better power conversion efficiency.
The TPS8269xSIP is packaged in a compact (2.3mm
x 2.9mm) and low profile (1.0mm) BGA package
suitable for automated assembly by standard surface
mount equipment.
VIN
SW
GND
FB
CI
ENABLE
VI = 3.6 V,
95 VO = 2.85 V
L
VOUT
2.85 V @ 500mA
CO
EN
MODE
GND
Figure 1. Typical Application
MODE
SELECTION
Efficiency - %
VBAT
3.25 V .. 4.35 V
150
100
DC/DC Converter
Efficiency
PFM/PWM Operation
135
90
120
85
105
80
90
75
75
60
70
Power Loss
PFM/PWM Operation
65
45
60
30
55
15
50
0.1
1
10
100
IO - Load Current - mA
Power Loss - mW
TPS82690SIP
0
1000
Figure 2. Efficiency vs. Load Current
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
MicroSiP, MicroSIP are trademarks of Texas Instruments.
UNLESS OTHERWISE NOTED this document contains
PRODUCTION DATA information current as of publication date.
Products conform to specifications per the terms of Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2011–2012, Texas Instruments Incorporated
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ORDERING INFORMATION (1)
PART
NUMBER
TA
-40°C to 85°C
(2)
(3)
(4)
DEVICE
SPECIFIC FEATURE
PACKAGE
MARKING
ORDERING (3)
TPS82695
2.5V
TPS82695SIP
UF
TPS82690 (4)
2.85V
TPS82690SIP
RC
TPS82696 (4)
2.9V
TPS82696SIP
(4)
2.8V
TPS82697SIP
TPS82697
(1)
OUTPUT
VOLTAGE (2)
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
Internal tap points are available to facilitate output voltages in 25mV increments.
The SIP package is available in tape and reel. Add a R suffix (e.g. TPS82690SIPR) to order quantities of 3000 parts. Add a T suffix (e.g.
TPS82690SIPT) to order quantities of 250 parts.
Product preview. Contact TI factory for more information
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted) (1)
UNIT
Voltage at VIN (2) (3)
–0.3 V to 6 V
Voltage at VOUT (3)
VI
Voltage at EN, MODE
IO
–0.3 V to 3.6 V
(3)
Peak output current
Power dissipation
TA
Operating temperature range (4)
TINT (max)
Maximum internal operating temperature
Tstg
Storage temperature range
Human body model
ESD rating
(5)
Charge device model
Machine model
(1)
(2)
(3)
(4)
(5)
2
–0.3 V to VI + 0.3 V
500 mA
Internally limited
–40°C to 85°C
125°C
–55°C to 125°C
2 kV
1 kV
200 V
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Operation above 4.35V input voltage for extended periods may affect device reliability. See input capacitor selection section for more
details.
All voltage values are with respect to network ground terminal.
In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may
have to be derated. Maximum ambient temperature (TA(max)) is dependent on the maximum operating temperature (TINT(max)), the
maximum power dissipation of the device in the application (PD(max)), and the junction-to-ambient thermal resistance of the part/package
in the application (θJA), as given by the following equation: TA(max)= TJ(max)–(θJA X PD(max)). To achieve optimum performance, it is
recommended to operate the device with a maximum internal temperature of 105°C.
The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF
capacitor discharged directly into each pin.
Copyright © 2011–2012, Texas Instruments Incorporated
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
THERMAL INFORMATION
TPS82690/95/97
THERMAL METRIC (1)
Junction-to-ambient (top) thermal resistance
125
Junction-to-ambient (bottom) thermal resistance
70
θJCtop
Junction-to-case (top) thermal resistance
–
θJB
Junction-to-board thermal resistance
–
ψJT
Junction-to-top characterization parameter
–
ψJB
Junction-to-board characterization parameter
–
θJCbot
Junction-to-case (bottom) thermal resistance
–
θJA
(1)
UNITS
SIP (8-Pins)
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
RECOMMENDED OPERATING CONDITIONS
MIN
VI
Input voltage range
IO
Output current range
NOM
MAX
UNIT
4.35 (1)
2.3
0
V
500
mA
Additional output capacitance (PFM/PWM operation) (2)
0
5
µF
Additional output capacitance (PWM operation) (2)
0
8
µF
TA
Ambient temperature
–40
+85
°C
TJ
Operating junction temperature
–40
+125
°C
(1)
(2)
Operation above 4.35V input voltage for extended periods may affect device reliability. See input capacitor selection section for more
details.
In certain applications larger capacitor values can be tolerable, see output capacitor selection section for more details.
ELECTRICAL CHARACTERISTICS
Minimum and maximum values are at VI = 2.3V to 4.35V, VO = 2.5V, EN = 1.8V, AUTO mode and TA = –40°C to 85°C; Circuit
of Parameter Measurement Information section (unless otherwise noted). Typical values are at VI = 3.6V, VO = 2.5V, EN =
1.8V, AUTO mode and TA = 25°C (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
IO = 0mA. Device not switching
24
50
IO = 0mA, PWM mode
4.5
EN = GND
UNIT
SUPPLY CURRENT
μA
IQ
Operating quiescent
current
TPS82690
ISD
Shutdown current
TPS8269X
0.5
5
μA
Undervoltage
lockout threshold
TPS82690
TPS82695
TPS82697
2.05
2.1
V
TPS82696
2.1
2.15
V
UVLO
mA
PROTECTION
Thermal shutdown
Thermal shutdown
hysteresis
TPS8269X
ILIM
Peak input current
limit
TPS8269X
ISC
Input current limit
under short-circuit
conditions
TPS8269X
VO shorted to ground
140
°C
10
°C
750
mA
15
mA
ENABLE, MODE
VIH
High-level input
voltage
VIL
Low-level input
voltage
1.0
V
TPS8269X
Input leakage
current
Input connected to GND or VIN
0.4
V
0.01
1.5
μA
4
4.4
MHz
OSCILLATOR
fSW
Oscillator frequency
TPS8269X
IO = 0mA. PWM operation. TA = 25°C
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
3.6
Submit Documentation Feedback
3
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
Minimum and maximum values are at VI = 2.3V to 4.35V, VO = 2.5V, EN = 1.8V, AUTO mode and TA = –40°C to 85°C; Circuit
of Parameter Measurement Information section (unless otherwise noted). Typical values are at VI = 3.6V, VO = 2.5V, EN =
1.8V, AUTO mode and TA = 25°C (unless otherwise noted).
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
3.25V ≤ VI ≤ 4.35V, 0mA ≤ IO ≤ 500 mA
PFM/PWM operation
0.98×VNOM
VNOM
1.04×VNOM
V
3.25V ≤ VI ≤ 4.35V, 0mA ≤ IO ≤ 500 mA
Additional output capacitor, CO= 4.7μF 6.3V 0402
(muRata GRM155R60J475M)
PFM/PWM operation
0.98×VNOM
VNOM
1.03×VNOM
V
3.25V ≤ VI ≤ 5.5V, 0mA ≤ IO ≤ 500 mA
PFM/PWM operation
0.98×VNOM
VNOM
1.05×VNOM
V
3.25V ≤ VI ≤ 5.5V, 0mA ≤ IO ≤ 500 mA
PWM operation
0.98×VNOM
VNOM
1.02×VNOM
V
3.0V ≤ VI ≤ 4.35V, 0mA ≤ IO ≤ 500 mA
PFM/PWM operation
0.98×VNOM
VNOM
1.04×VNOM
V
3.0V ≤ VI ≤ 5.5V, 0mA ≤ IO ≤ 500 mA
PFM/PWM operation
0.97×VNOM
VNOM
1.05×VNOM
V
3.0V ≤ VI ≤ 5.5V, 0mA ≤ IO ≤ 500 mA
PWM operation
0.98×VNOM
VNOM
1.02×VNOM
V
3.25V ≤ VI ≤ 5.5V, 0mA ≤ IO ≤ 500 mA
PFM/PWM operation
0.97×VNOM
VNOM
1.05×VNOM
V
3.25V ≤ VI ≤ 4.35V, 0mA ≤ IO ≤ 500 mA
Additional output capacitor, CO= 4.7μF 6.3V 0402
(muRata GRM155R60J475M)
PFM/PWM operation
0.97×VNOM
VNOM
1.04×VNOM
V
3.25V ≤ VI ≤ 5.5V, 0mA ≤ IO ≤ 500 mA
PWM operation
0.97×VNOM
VNOM
1.03×VNOM
V
OUTPUT
TPS82690
TPS82697
Regulated DC
output voltage
V(OUT)
TPS82695
TPS82696
Line regulation
Load regulation
TPS8269X
Feedback input
resistance
TPS8269X
rDS(on)
Input-to-output
On-resistance
TPS8269X
ΔVO
Power-save mode
ripple voltage
rDIS
4
VI = VO + 0.5V (min 3.25V) to 5.5V, IO = 200 mA
0.18
%/V
–0.0002
IO = 0mA to 500 mA. PWM operation
%/mA
480
kΩ
390
mΩ
IO = 1mA
70
mVPP
TPS8269X
IO = 1mA
Additional output capacitor, CO= 4.7μF 6.3V 0402
(muRata GRM155R60J475M)
35
mVPP
TPS82690
TPS82696
TPS82697
IO = 0mA, Time from active EN to VO
130
μs
Start-up time
Time from active EN to full load current operation
permitted
350
μs
Discharge resistor
for power-down
sequence
TPS8269X
Submit Documentation Feedback
VI = 3.25 V. Device not switching
100
150
Ω
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
PIN ASSIGNMENTS
SIP-8
(TOP VIEW)
VOUT
A1
A2
MODE
B1
B2
GND
C1
C2
A3
C3
SIP-8
(BOTTOM VIEW)
VIN
VIN
EN
EN
GND
GND
A3
A1
VOUT
B2
B1
MODE
C2
C1
GND
A2
C3
TERMINAL FUNCTIONS
TERMINAL
NAME
VOUT
I/O
NO.
DESCRIPTION
A1
O
Power output pin. Apply output load between this pin and GND.
VIN
A2, A3
I
The VIN pins supply current to the TPS8269xSIP's internal regulator.
EN
B2
I
This is the enable pin of the device. Connecting this pin to ground forces the converter into
shutdown mode. Pulling this pin to VI enables the device. This pin must not be left floating and
must be terminated.
This is the mode selection pin of the device. This pin must not be left floating and must be
terminated.
MODE
B1
I
MODE = LOW: The device is operating in regulated frequency pulse width modulation mode
(PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light load
currents.
MODE = HIGH: Low-noise mode enabled, regulated frequency PWM operation forced.
GND
–
C1, C2, C3
Ground pin.
FUNCTIONAL BLOCK DIAGRAM
MODE
EN
VIN
CI
4.7µF
DC/DC CONVERTER
VIN
Undervoltage
Lockout
Bias Supply
Bandgap
Soft-Start
V REF = 0.8 V
Negative Inductor
Current Detect
Power Save Mode
Switching
Thermal
Shutdown
Current Limit
Detect
Frequency
Control
R1
-
L
Gate Driver
R2
Anti
Shoot-Through
VREF
+
VOUT
1µH
CO
4.7µF
Feedback Divider
GND
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
Submit Documentation Feedback
5
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
PARAMETER MEASUREMENT INFORMATION
TPS8269XSIP
DC/DC Converter
VBAT
VIN
SW
GND
FB
L
VOUT
CI
CO
EN
ENABLE
MODE
SELECTION
MODE
GND
TYPICAL CHARACTERISTICS
Table of Graphs
FIGURE
η
VO
Efficiency
vs Load current
3, 4
vs Load current
5, 6
vs Input voltage
7
Peak-to-peak output ripple voltage
vs Load current
8, 9
DC output voltage
vs Load current
10, 11, 120
Combined line/load transient
response
13, 14
Load transient response
15, 16, 17, 18
AC load transient response
IQ
fs
19, 20, 21, 22, 23, 24, 25
PFM/PWM boundaries
vs Input voltage
26
Quiescent current
vs Input voltage
27
PWM switching frequency
vs Input voltage
28
PFM switching frequency
vs Load current
29
Start-up
PSRR
6
30, 31
Power supply rejection ratio
Submit Documentation Feedback
vs. Frequency
32
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
TPS82695
EFFICIENCY
vs
LOAD CURRENT
100
TPS82695
EFFICIENCY
vs
LOAD CURRENT
100
VI = 3 V
VO = 2.5 V
90 Forced PWM
90
80
80
VI = 3.2 V
70
Efficiency - %
Efficiency - %
70
VI = 3.6 V
60
50
VI = 4.2 V
40
30
Forced PWM Operation
10
100
1
10
100
IO - Load Current - mA
1
10
100
IO - Load Current - mA
Figure 3.
Figure 4.
EFFICIENCY
vs
LOAD CURRENT
EFFICIENCY
vs
LOAD CURRENT
100
1000
VO = 2.85 V
VI = 3 V
80 Forced PWM
VI = 3 V
VI = 3.2 V
VI = 3.2 V
Forced PWM
70
VI = 3.6 V
Efficiency - %
Efficiency - %
VI = 4.2 V
90
80
VI = 4.2 V
50
40
60
VI = 3.6 V
Forced PWM
50
40
VI = 4.2 V
Forced PWM
30
30
VI = 3.6 V
Forced PWM Operation
20
20
10
10
0
0.1
VI = 3.6 V
0
1000
90
60
40
10
VO = 2.85 V
70
VI = 3.2 V
50
20
VO = 2.5 V
0
0.1
60
30
VI = 3.6 V
20
VI = 3 V
1
10
100
IO - Load Current - mA
1000
0
1
10
100
IO - Load Current - mA
Figure 5.
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
1000
Figure 6.
Submit Documentation Feedback
7
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
EFFICIENCY
vs
INPUT VOLTAGE
PEAK-TO-PEAK OUTPUT RIPPLE VOLTAGE
vs
LOAD CURRENT
100
VO = 2.85 V
98 PFM/PWM Operation
96
IO = 100 mA
IO = 300 mA
92
90 IO = 1 mA
88
IO = 10 mA
86
84
82
2.9
VO - Peak-to-Peak Output Ripple Voltage - mV
55
50
3.1
3.3
3.5 3.7 3.9 4.1 4.3
VI - Input Voltage - V
4.5
4.7 4.9
VI = 3.3 V
70
60
50
VI = 4.5 V
40
30
VI = 3.6 V
20
10
50
100 150 200 250 300 350 400 450 500
IO - Load Current - mA
Figure 7.
Figure 8.
PEAK-TO-PEAK OUTPUT RIPPLE VOLTAGE
vs
LOAD CURRENT
DC OUTPUT VOLTAGE
vs
LOAD CURRENT
2.936
VO = 2.85 V
VO = 2.85 V
PFM/PWM Operation
CO (additional) = 4.7 mF 0402 6.3 V X5R
2.907
VI = 3.3 V
40
35
30
VI = 4.5 V
25
20
VI = 3.6 V
2.879
VI = 4.5 V
VI = 3.6 V
2.85
2.822
2.793
5
PFM/PWM Operation
50
100 150 200 250 300 350 400 450 500
IO - Load Current - mA
2.765
0.1
1
Figure 9.
8
VI = 3.2 V
VI = 3 V
10
0
0
80
PFM/PWM Operation
45
15
VO = 2.85 V
90
0
0
VO - Output Voltage - V
Efficiency - %
94
VO - Peak-to-Peak Output Ripple Voltage - mV
100
Submit Documentation Feedback
10
100
IO - Load Current - mA
1000
Figure 10.
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
DC OUTPUT VOLTAGE
vs
LOAD CURRENT
DC OUTPUT VOLTAGE
vs
LOAD CURRENT
2.936
2.907
VI = 3 V, TA = 85°C
VI = 3 V
VI = 3 V, TA = 25°C
VI = 3.2 V
VI = 4.5 V
2.907
2.879
VO - Output Voltage - V
VO - Output Voltage - V
2.879
VI = 3.2 V, TA = 25°C
2.85
VI = 3.1 V, TA = 85°C
2.822
VI = 3.2 V, TA = 85°C
2.793
VI = 3.6 V
2.85
2.822
VO = 2.85 V
2.793
CO (additional) = 4.7 mF 0402 3.6 V X5R
PFM/PWM Operation
2.765 V = 2.85 V
O
PFM/PWM Operation
2.736
0.1
1
10
100
IO - Load Current - mA
1000
2.765
0.1
1
10
100
IO - Load Current - mA
1000
Figure 11.
Figure 12.
COMBINED LINE/LOAD TRANSIENT RESPONSE
COMBINED LINE/LOAD TRANSIENT RESPONSE
VO = 2.85 V
MODE = Low
VO = 2.85 V
10 to 400 mA Load Step
3.3V to 3.9V mA Line Step
Figure 13.
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
MODE = Low
10 to 400 mA Load Step
3.15V to 3.75V mA Line Step
Figure 14.
Submit Documentation Feedback
9
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
LOAD TRANSIENT RESPONSE IN
PFM/PWM OPERATION
LOAD TRANSIENT RESPONSE IN
PFM/PWM OPERATION
10 to 400 mA Load Step
VI = 3.6 V,
VO = 2.85 V
5 to 250 mA Load Step
MODE = Low
VI = 3.6 V,
VO = 2.85 V
MODE = Low
Figure 15.
Figure 16.
LOAD TRANSIENT RESPONSE IN
PFM/PWM OPERATION
LOAD TRANSIENT RESPONSE IN
PFM/PWM OPERATION
10 to 400 mA Load Step
10 to 400 mA Load Step
VI = 3.25 V,
VO = 2.85 V
MODE = Low
VI = 4.8 V,
VO = 2.85 V
MODE = Low
Figure 17.
10
Submit Documentation Feedback
Figure 18.
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
AC LOAD TRANSIENT RESPONSE
VI = 3.6 V,
VO = 2.5 V
AC LOAD TRANSIENT RESPONSE
VI = 3.0 V,
VO = 2.5 V
5 to 500 mA Load Sweep
5 to 500 mA Load Sweep
MODE = Low
MODE = Low
Figure 19.
Figure 20.
AC LOAD TRANSIENT RESPONSE
AC LOAD TRANSIENT RESPONSE
VI = 2.85 V,
VO = 2.5 V
VI = 3.05 V,
VO = 2.85 V
5 to 600 mA Load Sweep
5 to 600 mA Load Sweep
MODE = Low
Figure 21.
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
MODE = Low
Figure 22.
Submit Documentation Feedback
11
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
AC LOAD TRANSIENT RESPONSE
VI = 3.15 V,
VO = 2.85 V
AC LOAD TRANSIENT RESPONSE
VI = 3.6 V,
VO = 2.85 V
5 to 500 mA Load Sweep
5 to 500 mA Load Sweep
MODE = Low
MODE = Low
Figure 23.
Figure 24.
AC LOAD TRANSIENT RESPONSE
PFM/PWM BOUNDARIES
280
VI = 3.6 V,
VO = 2.85 V
260
VO = 2.85 V
Always PWM
240
220
IO - Load Current - mA
5 to 500 mA Load Sweep
MODE = Low
CO = add. 4.7µF 6.3V X5R 0402
PFM to PWM
Mode Change
200
180
The switching mode changes
at these borders
160
140
120
100
80
PWM to PFM
Mode Change
Always PFM
60
40
20
0
3.2
3.4
3.6
Figure 25.
12
Submit Documentation Feedback
3.8
4.0
4.2
4.4
VI - Input Voltage - V
4.6
4.8
Figure 26.
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
PWM SWITCHING FREQUENCY
vs
INPUT VOLTAGE
4.2
38
36
34
32
30
28
26
24
22
20
18
16
14
12
10
8
6
4
2
0
2.7
TA = 85°C
4
3.8
TA = 25°C
fs - Switching Frequency - MHz
IQ - Quiescent Current - mA
QUIESCENT CURRENT
vs
INPUT VOLTAGE
TA = -40°C
3.6
3.4
IO = 500 mA
3.2
3
IO = 300 mA
2.8
IO = 150 mA
2.6
IO = 50 mA
2.4
2.2
2
VO = 2.85 V
MODE = High
1.8
3
3.3
3.6
3.9
4.2
VI - Input Voltage - V
4.5
4.8
1.6
2.9
3.1
3.3
3.5
3.7
3.9
4.1
VI - Input Voltage - V
Figure 27.
Figure 28.
PFM SWITCHING FREQUENCY
vs
LOAD CURRENT
START-UP
4.3
4.5
4.5
VI = 4.5 V
fs - Switching Frequency - MHz
VO = 2.85 V
4 MODE = Low
3.5
3
VI = 3.6 V
2.5
VI = 3.6 V,
VO = 2.85 V,
IO = 0 mA
2
1.5
VI = 3.2 V
1
MODE = Low
0.5
0
0
40
80
120 160 200 240 280 320 360 400
IO - Load Current - mA
Figure 29.
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
Figure 30.
Submit Documentation Feedback
13
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
POWER SUPPLY REJECTION RATIO
vs
FREQUENCY
START-UP
VI = 3.6 V,
VO = 2.85 V,
RL = 39 W
MODE = Low
PSRR - Power Supply Rejection Ratio - dB
60
IO = 20 mA
PWM Operation
55
50
45
40
IO = 250 mA
35 PWM Operation
IO = 400 mA
30
PWM Operation
25
20
15
IO = 20 mA
PFM Operation
10
5
0
0.1
1
Figure 31.
14
Submit Documentation Feedback
10
100
f - Frequency - kHz
1000
Figure 32.
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
DETAILED DESCRIPTION
OPERATION
The TPS8269xSIP is a standalone synchronous step-down converter operating at a regulated 4-MHz frequency
pulse width modulation (PWM) at moderate to heavy load currents (up to 500mA output current). At light load
currents, the TPS8269xSIP's converter operates in power-save mode with pulse frequency modulation (PFM).
The converter uses a unique frequency locked ring oscillating modulator to achieve best-in-class load and line
response. One key advantage of the non-linear architecture is that there is no traditional feed-back loop. The
loop response to change in VO is essentially instantaneous, which explains the transient response. Although this
type of operation normally results in a switching frequency that varies with input voltage and load current, an
internal frequency lock loop (FLL) holds the switching frequency constant over a large range of operating
conditions.
Combined with best in class load and line transient response characteristics, the low quiescent current of the
device (ca. 24μA) allows to maintain high efficiency at light load, while preserving fast transient response for
applications requiring tight output regulation.
The TPS8269xSIP integrates an input current limit to protect the device against heavy load or short circuits and
features an undervoltage lockout circuit to prevent the device from misoperation at low input voltages.
POWER-SAVE MODE
If the load current decreases, the converter will enter Power Save Mode operation automatically. During
power-save mode the converter operates in discontinuous current (DCM) with a minimum of one pulse, which
produces low output ripple compared with other PFM architectures.
When in power-save mode, the converter resumes its operation when the output voltage trips below the nominal
voltage. It ramps up the output voltage with a minimum of one pulse and goes into power-save mode when the
output voltage is within its regulation limits again.
PFM mode is left and PWM operation is entered as the output current can no longer be supported in PFM mode.
As a consequence, the DC output voltage is typically positioned ca. 1.5% above the nominal output voltage and
the transition between PFM and PWM is seamless.
PFM Mode at Light Load
PFM Ripple
Nominal DC Output Voltage
PWM Mode at Heavy Load
Figure 33. Operation in PFM Mode and Transfer to PWM Mode
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
Submit Documentation Feedback
15
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
MODE SELECTION
The MODE pin allows to select the operating mode of the device. Connecting this pin to GND enables the
automatic PWM and power-save mode operation. The converter operates in regulated frequency PWM mode at
moderate to heavy loads and in the PFM mode during light loads, which maintains high efficiency over a wide
load current range.
Pulling the MODE pin high forces the converter to operate in the PWM mode even at light load currents. The
advantage is that the converter operates with a fixed frequency that allows simple filtering of the switching
frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to the power-save
mode during light loads.
For additional flexibility, it is possible to switch from power-save mode to PWM mode during operation. This
allows efficient power management by adjusting the operation of the converter to the specific system
requirements.
LOW DROPOUT, 100% DUTY CYCLE OPERATION
The device starts to enter 100% duty cycle mode once input and output voltage come close together. In order to
maintain the output voltage, the DC/DC converter's high-side MOSFET is turned on 100% for one or more
cycles.
With further decreasing VIN the high-side switch is constantly turned on, thereby providing a low input-to-output
voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by
taking full advantage of the whole battery voltage range.
SOFT START
The TPS8269xSIP has an internal soft-start circuit that limits the inrush current during start-up. This limits input
voltage drops when a battery or a high-impedance power source is connected to the input of the MicroSiP™
converter.
The soft-start system progressively increases the switching on-time from a minimum pulse-width of 35ns as a
function of the output voltage. This mode of operation continues for c.a. 100μs after enable. Should the output
voltage not have reached its target value by that time, such as in the case of heavy load, the soft-start transitions
to a second mode of operation.
If the output voltage has raised above 0.5V (approximately), the converter increases the input current limit
thereby enabling the power supply to come-up properly. The start-up time mainly depends on the capacitance
present at the output node and load current.
ENABLE
The TPS8269xSIP device starts operation when EN is set high and starts up with the soft start as previously
described. For proper operation, the EN pin must be terminated and must not be left floating.
Pulling the EN pin low forces the device into shutdown. In this mode, all internal circuits are turned off and VIN
current reduces to the device leakage current, typically a few hundred nanoamps.
The TPS8269xSIP device can actively discharge the output capacitor when it turns off (refer to Ordering
Information Table). The integrated discharge resistor has a typical resistance of 100 Ω. The required time to
ramp-down the output voltage depends on the load current and the capacitance present at the output node.
16
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
APPLICATION INFORMATION
INPUT CAPACITOR SELECTION
Because of the pulsating input current nature of the buck converter, a low ESR input capacitor is required to
prevent large voltage transients that can cause misbehavior of the device or interference in other circuits in the
system.
For most applications, the input capacitor that is integrated into the TPS8269x should be sufficient. If the
application exhibits a noisy or erratic switching frequency, experiment with additional input ceramic capacitance
to find a remedy.
The TPS8269x uses a tiny ceramic input capacitor. When a ceramic capacitor is combined with trace or cable
inductance, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing
can couple to the output and be mistaken as loop instability or can even damage the part. In this circumstance,
additional "bulk" capacitance, such as electrolytic or tantalum, should be placed between the input of the
converter and the power source lead to reduce ringing that can occur between the inductance of the power
source leads and CI.
OUTPUT CAPACITOR SELECTION
The advanced, fast-response, voltage mode, control scheme of the TPS8269x allows the use of a tiny ceramic
output capacitor (CO). For most applications, the output capacitor integrated in the TPS8269x is sufficient.
At nominal load current, the device operates in PWM mode; the overall output voltage ripple is the sum of the
voltage step that is caused by the output capacitor ESL and the ripple current that flows through the output
capacitor impedance. At light loads, the output capacitor limits the output ripple voltage and provides holdup
during large load transitions.
The TPS8269x is designed as a Point-Of-Load (POL) regulator, to operate stand-alone without requiring any
additional capacitance. Adding a 4.7μF ceramic output capacitor (X7R or X5R dielectric) generally works from a
converter stability point of view, helps to minimize the output ripple voltage in PFM mode and improves the
converter's transient response under when input and output voltage are close together.
For best operation (i.e. optimum efficiency over the entire load current range, proper PFM/PWM auto transition),
the TPS8269xSIP requires a minimum output ripple voltage in PFM mode. The typical output voltage ripple is ca.
1% of the nominal output voltage VO. The PFM pulses are time controlled resulting in a PFM output voltage
ripple and PFM frequency that depends (first order) on the capacitance seen at the MicroSiPTM DC/DC
converter's output.
In applications requiring additional output bypass capacitors located close to the load, care should be taken to
ensure proper operation. If the converter exhibits marginal stability or erratic switching frequency, experiment
with additional low value series resistance (e.g. 50 to 100mΩ) in the output path to find a remedy.
Because the damping factor in the output path is directly related to several resistive parameters (e.g. inductor
DCR, power-stage rDS(on), PWB DC resistance, load switches rDS(on) …) that are temperature dependant, the
converter small and large signal behavior must be checked over the input voltage range, load current range and
temperature range.
The easiest sanity test is to evaluate, directly at the converter’s output, the following aspects:
•
•
PFM/PWM efficiency
PFM/PWM and forced PWM load transient response
During the recovery time from a load transient, the output voltage can be monitored for settling time, overshoot or
ringing that helps judge the converter’s stability. Without any ringing, the loop has usually more than 45° of phase
margin.
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
Submit Documentation Feedback
17
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
LAYOUT CONSIDERATION
In making the pad size for the SiP LGA balls, it is recommended that the layout use non-solder-mask defined
(NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the
opening size is defined by the copper pad width. Figure 34 shows the appropriate diameters for a MicroSiPTM
layout.
Figure 34. Recommended Land Pattern Image and Dimensions
SOLDER PAD
DEFINITIONS (1) (2) (3) (4)
COPPER PAD
Non-solder-mask
defined (NSMD)
0.30mm
(1)
(2)
(3)
(4)
(5)
(6)
SOLDER MASK
OPENING
0.360mm
(5)
COPPER
THICKNESS
STENCIL (6)
OPENING
STENCIL THICKNESS
1oz max (0.032mm)
0.34mm diameter
0.1mm thick
Circuit traces from non-solder-mask defined PWB lands should be 75μm to 100μm wide in the exposed area inside the solder mask
opening. Wider trace widths reduce device stand off and affect reliability.
Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the
intended application.
Recommend solder paste is Type 3 or Type 4.
For a PWB using a Ni/Au surface finish, the gold thickness should be less than 0.5mm to avoid a reduction in thermal fatigue
performance.
Solder mask thickness should be less than 20 μm on top of the copper circuit pattern.
For best solder stencil performance use laser cut stencils with electro polishing. Chemically etched stencils give inferior solder paste
volume control.
SURFACE MOUNT INFORMATION
The TPS8269x MicroSiP™ DC/DC converter uses an open frame construction that is designed for a fully
automated assembly process and that features a large surface area for pick and place operations. See the "Pick
Area" in the package drawings.
Package height and weight have been kept to a minimum thereby to allow the MicroSiP™ device to be handled
similarly to a 0805 component.
See JEDEC/IPC standard J-STD-20b for reflow recommendations.
18
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
THERMAL INFORMATION
The die temperature of the TPS8269x must be lower than the maximum rating of 125°C, so care should be taken
in the layout of the circuit to ensure good heat sinking of the TPS8269x.
To estimate the junction temperature, approximate the power dissipation within the TPS8269x by applying the
typical efficiency stated in this datasheet to the desired output power; or, by taking a power measurement if you
have an actual TPS8269x device and TPS8269xEVM evaluation module. Then calculate the internal temperature
rise of the TPS8269x above the surface of the printed circuit board by multiplying the TPS8269x power
dissipation by the thermal resistance.
The actual thermal resistance of the TPS8269x to the printed circuit board depends on the layout of the circuit
board, but the thermal resistance given in the Thermal Information Table can be used as a guide.
Three basic approaches for enhancing thermal performance are listed below:
• Improve the power dissipation capability of the PCB design.
• Improve the thermal coupling of the component to the PCB.
• Introduce airflow into the system.
PACKAGE SUMMARY
SIP PACKAGE
TOP VIEW
A1
BOTTOM VIEW
YML
D
CC
LSB
C1
C2
B1
B2
A1
A2
C3
A3
E
Code:
•
CC — Customer Code (device/voltage specific)
•
YML — Y: Year, M: Month, L: Lot trace code
•
LSB — L: Lot trace code, S: Site code, B: Board locator
MicroSiPTM DC/DC MODULE PACKAGE DIMENSIONS
The TPS8269x device is available in an 8-bump ball grid array (BGA) package. The package dimensions are:
• D = 2.30 ±0.05 mm
• E = 2.90 ±0.05 mm
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
Submit Documentation Feedback
19
TPS82690
TPS82695
TPS82697
SLVSA66B – JUNE 2011 – REVISED FEBRUARY 2012
www.ti.com
Note: Page numbers of current version may differ from previous versions.
Changes from Original (June 2011) to Revision A
•
Page
Deleted Product Preview status from TPS82695 device in Ordering Information table. ...................................................... 2
Changes from Revision A (October 2011) to Revision B
Page
•
Added device number TPS82697 ......................................................................................................................................... 1
•
Added Efficiency vs Load Current Graphs. Figure 3 and Figure 4 ....................................................................................... 6
20
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS82690 TPS82695 TPS82697
PACKAGE OPTION ADDENDUM
www.ti.com
26-May-2012
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package
Drawing
Pins
Package Qty
Eco Plan
(2)
Lead/
Ball Finish
MSL Peak Temp
(3)
Samples
(Requires Login)
TPS82690SIPR
PREVIEW
uSiP
SIP
8
3000
TBD
Call TI
Call TI
TPS82690SIPT
PREVIEW
uSiP
SIP
8
250
TBD
Call TI
Call TI
TPS82695SIPR
ACTIVE
uSiP
SIP
8
3000
TBD
Call TI
Call TI
TPS82695SIPT
ACTIVE
uSiP
SIP
8
250
TBD
Call TI
Call TI
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Mobile Processors
www.ti.com/omap
Wireless Connectivity
www.ti.com/wirelessconnectivity
TI E2E Community Home Page
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated