Revised August 2000 100344 Low Power 8-Bit Latch with Cut-Off Drivers General Description Features The 100344 contains eight D-type latches, individual inputs (Dn), outputs (Qn), a common enable pin (E), latch enable (LE), and output enable pin (OEN). A Q output follows its D input when both E and LE are LOW. When either E or LE (or both) are HIGH, a latch stores the last valid data present on its D input prior to E or LE going HIGH. ■ Cut-off drivers ■ Drives 25Ω load ■ Low power operation ■ 2000V ESD protection ■ Voltage compensated operating range = −4.2V to −5.7V A HIGH on OEN holds the outputs in a cut-off state. The cut-off state is designed to be more negative than a normal ECL LOW level. This allows the output emitter-followers to turn off when the termination supply is −2.0V, presenting a high impedance to the data bus. This high impedance reduces termination power and prevents loss of low state noise margin when several loads share the bus. The 100344 outputs are designed to drive a doubly terminated 50Ω transmission line (25Ω load impedance). All inputs have 50 kΩ pull-down resistors. Ordering Code: Order Number Package Number 100344PC N24E Package Description 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide 100344QC V28A 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square 100344QI V28A 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (−40°C to +85°C) Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagrams 24-Pin DIP 28-Pin PLCC Logic Symbol © 2000 Fairchild Semiconductor Corporation DS009883 www.fairchildsemi.com 100344 Low Power 8-Bit Latch with Cut-Off Drivers July 1988 100344 Pin Descriptions Pin Names Truth Table Description Inputs Outputs D0–D7 Data Inputs Dn E LE OEN E Enable Input L L L L L LE Latch Enable Input H L L L H OEN Output Enable Input X H X L Latched (Note 1) Q0–Q7 Data Outputs X X H L Latched (Note 1) X X X H Cutoff Qn H = HIGH Voltage level L = LOW Voltage level Cutoff = lower-than-LOW state X = Don’t Care Note 1: Retains data present before either LE or E go HIGH. Logic Diagram www.fairchildsemi.com 2 Recommended Operating Conditions −65°C to +150°C Storage Temperature (TSTG) +150°C Maximum Junction Temperature (TJ) Case Temperature (TC) −7.0V to +0.5V VEE Pin Potential to Ground Pin −5.7V to −4.2V Supply Voltage (VEE) ≥2000V ESD (Note 3) −40°C to +85° Industrial −100 mA Output Current (DC Output HIGH) 0°C to +85°C Commercial VEE to +0.5V Input Voltage (DC) 100344 Absolute Maximum Ratings(Note 2) Note 2: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The “Recommended Operating Conditions” table will define the conditions for actual device operation. Note 3: ESD testing conforms to MIL-STD-883, Method 3015. Commercial Version DC Electrical Characteristics (Note 4) VEE = −4.2V to −5.7V, VCC = VCCA = GND, TC = 0°C to +85°C Min Typ Max Units VOH Symbol Output HIGH Voltage Parameter −1025 −955 −870 mV VIN = VIH (Max) Conditions Loading with VOL Output LOW Voltage −1830 −1705 −1620 mV or VIL (Min) 25Ω to −2.0V −1035 VOHC Output HIGH Voltage mV VIN = VIH (Min) Loading with VOLC Output LOW Voltage −1610 mV or VIL (Max) 25Ω to −2.0V VOLZ Cutoff LOW Voltage −1950 mV VIN = VIH (Min) OEN = HIGH or VIL (Max) VIH Input HIGH Voltage −1165 −870 mV Guaranteed HIGH Signal for All Inputs VIL Input LOW Voltage −1830 −1475 mV Guaranteed LOW Signal for All Inputs IIL Input LOW Current 0.50 µA VIN = VIL (Min) IIH Input HIGH Current IEE Power Supply Current 240 µA VIN = VIH (Max) Inputs Open −178 −85 −185 −85 mA VEE = −4.2V to −4.8V VEE = −4.2V to −5.7V Note 4: The specified limits represent the “worst case” value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under “worst case” conditions. AC Electrical Characteristics VEE = −4.2V to −5.7V, VCC = VCCA = GND Symbol TC = 0°C Parameter TC = +25°C TC = +85°C Units Min Max Min Max Min Max 0.90 2.10 0.90 2.10 1.00 2.30 ns 1.60 3.10 1.60 3.10 1.80 3.40 ns Conditions tPLH Propagation Delay tPHL Dn to Output tPLH Propagation Delay tPHL LE, E to Output tPZH Propagation Delay 1.60 4.20 1.60 4.20 1.60 4.20 tPHZ OEN to Output 1.00 2.70 1.00 2.70 1.00 2.70 tTLH Transition Time tTHL 20% to 80%, 80% to 20% 0.45 2.00 0.45 2.00 0.45 2.00 ns Figures 1, 3 tS Setup Time D0–D7 1.00 1.00 1.10 ns Figures 1, 3 tH Hold Time D0–D7 0.10 0.10 0.10 ns Figures 1, 3 tPW(H) Pulse Width HIGH 2.00 2.00 2.00 ns Figures 1, 3 LE, E ns Figures 1, 2 (Note 5) Figures 1, 4 (Note 5) Figures 1, 2 (Note 5) Note 5: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching. 3 www.fairchildsemi.com 100344 Commercial Version (Continued) PLCC AC Electrical Characteristics VEE = −4.2V to −5.7V, VCC = VCCA = GND Symbol TC = 0°C Parameter TC = +25°C TC = +85°C Max Min Max Min Max 0.90 1.90 0.90 1.90 1.00 2.10 ns 1.60 2.90 1.60 2.90 1.80 3.20 ns tPLH Propagation Delay tPHL Dn to Output tPLH Propagation Delay tPHL LE, E to Output tPZH Propagation Delay 1.60 4.00 1.60 4.00 1.60 4.00 tPHZ OEN to Output 1.00 2.50 1.00 2.50 1.00 2.50 tTLH Transition Time tTHL 20% to 80%, 80% to 20% 0.45 1.90 0.45 1.90 0.45 1.90 tS Setup Time D0–D7 0.90 0.90 tH Hold Time D0–D7 0.00 0.00 tPW(H) Pulse Width HIGH 2.00 2.00 LE, E tOSHL Units Min ns Figures 1, 2 (Note 6) Figures 1, 4 (Note 6) Figures 1, 2 (Note 6) ns Figures 1, 3 1.00 ns Figures 1, 3 0.00 ns Figures 1, 3 2.00 ns Figures 1, 3 Maximum Skew Common Edge Output-to-Output Variation Conditions PLCC Only 330 330 330 ps 330 330 330 ps 330 330 330 ps 230 230 230 ps (Note 7) Data to Output Path tOSLH Maximum Skew Common Edge Output-to-Output Variation PLCC Only (Note 7) Data to Output Path tOST Maximum Skew Opposite Edge Output-to-Output Variation PLCC Only (Note 7) Data to Output Path tPS Maximum Skew Pin (Signal) Transition Variation PLCC Only (Note 7) Data to Output Path Note 6: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching. Note 7: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (tOSHL), or LOW-to-HIGH (tOSLH), or in opposite directions both HL and LH (tOST). Parameters tOST and tps guaranteed by design. www.fairchildsemi.com 4 100344 Test Circuitry Note: • VCC, VCCA = +2V, VEE = −2.5V • L1 and L2 = equal length 50Ω impedance lines • RT = 50Ω terminator internal to scope • Decoupling 0.1 µF from GND to VCC and VEE • All unused outputs are loaded with 25Ω to GND • CL = Fixture and stray capacitance ≤ 3 pF FIGURE 1. AC Test Circuit Switching Waveforms FIGURE 2. Propagation Delay and Cutoff Times FIGURE 3. Setup, Hold and Pulse Width Times FIGURE 4. Propagation Delay LE, E to Q 5 www.fairchildsemi.com 100344 Physical Dimensions inches (millimeters) unless otherwise noted 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide Package Number N24E www.fairchildsemi.com 6 100344 Low Power 8-Bit Latch with Cut-Off Drivers Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 7 www.fairchildsemi.com