TI SN65LVDS304ZQER

SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
PROGRAMMABLE 27-BIT PARALLEL-TO-SERIAL RECEIVER
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
Serial Interface Technology
Compatible With FlatLink™3G Such as
SN65LVDS303
Supports Video Interfaces up to 24-Bit RGB
Data and 3 Control Bits Received Over 1 or 2
SubLVDS Differential Lines
SubLVDS Differential Voltage Levels
Up to 810-Mbps Data Throughput
Three Operating Modes to Conserve Power
– Active mode QVGA: 17 mW
– Typical Shutdown: 0.7 µW
– Typical Standby Mode: 27 µW Typical
Bus-Swap Function for PCB-Layout Flexibility
ESD Rating > 4 kV (HBM)
Pixel Clock Range of 4 MHz–30 MHz
Failsafe on all CMOS Inputs
Packaged in 5-mm × 5-mm MicroStar Junior
µBGA® With 0,5-mm Ball Pitch
Very Low EMI Meets SAE J1752/3 'Kh'-Spec
APPLICATIONS
•
•
•
The serial data and clock are received via
sub-low-voltage differential signalling (SubLVDS)
lines. The SN65LVDS304 supports three operating
power modes (shutdown, standby, and active) to
conserve power.
When receiving, the PLL locks to the incoming clock
CLK and generates an internal high-speed clock at
the line rate of the data lines. The data is serially
loaded into a shift register using the internal
high-speed clock. The deserialized data is presented
on the parallel output bus with a recreation of the
pixel clock, PCLK, generated from the internal
high-speed clock. If no input CLK signal is present,
the output bus is held static with PCLK and DE held
low, while all other parallel outputs are pulled high.
The parallel (CMOS) output bus offers a bus-swap
feature. The SWAP control pin controls the output
pin order of the output pixel data to be either R[7:0].
G[7:0], B[7:0], VS, HS, DE or B[0:7], G[0:7], R[0:7],
VS, HS, DE. This gives a PCB designer the flexibility
to better match the bus to the LCD driver pinout or to
put the receiver device on the top side or the bottom
side of the PCB. The F/S control input selects
between a slow CMOS bus output rise time for best
EMI and power consumption and a fast CMOS
output for increased speed or higher-load designs.
Small Low-Emission Interface Between
Graphics Controller and LCD Display
Mobile Phones and Smart Phones
Portable Multimedia Players
DESCRIPTION
The
SN65LVDS304
receiver
deserializes
FlatLink™3G-compliant serial input data to 27
parallel data outputs. The SN65LVDS304 receiver
contains one shift register to load 30 bits from 1 or 2
serial inputs and latches the 24 pixel bits and 3
control bits out to the parallel CMOS outputs after
checking the parity bit. If the parity check confirms
correct parity, the channel parity error (CPE) output
remains low. If a parity error is detected, the CPE
output generates a high pulse while the data output
bus disregards the newly-received pixel. Instead, the
last data word is held on the output bus for another
clock cycle.
Flatlinkä3G
LCD
Driver
LVDS304
CLK
DATA
LVDS303
1
2
3
4
5
6
7
8
9
*
0
#
Application
Processor
with
RGB
Video
Interface
M0056-01
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
FlatLink is a trademark of Texas Instruments.
µBGA is a registered trademark of Tessera, Inc.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006, Texas Instruments Incorporated
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
DESCRIPTION (CONTINUED)
The link select line, LS, selects whether 1 or 2 serial links are used. The RXEN input can be used to put the
SN65LVDS304 in a shutdown mode. The SN65LVDS304 enters an active standby mode if the common mode
voltage of the CLK input becomes shifted to VDDLVDS (e.g., transmitter releases CLK output into
high-impedance). This minimizes power consumption without the need of switching an external control pin. The
SN65LVDS304 is characterized for operation over ambient air temperatures of –40°C to 85°C. All CMOS and
SubLVDS signals are 2-V tolerant with VDD = 0 V. This feature allows signal powerup before VCC is stabilized.
FUNCTIONAL BLOCK DIAGRAM
VDDLVDS
RBBDC
CPE
iPCLK
D0+
50
Parity
Check
SubLVDS
50
SWAP
F/S
AND
D0–
8
1
50
SubLVDS
D1–
27-Bit Parallel
Register
D1+
50
R[0:7]
8
0
0
1
RGB = 1
HS = VS = 1
DE = 0
VDDLVDS
G[0:7]
Output Buffer
VDDLVDS
Serial-to-Parallel Conversion
RBBDC
8
B[0:7]
HS
VS
Standby or
Pwr Down
DE
RBBDC
CLK+
´15, or ´30
50
50
PLL
Multiplier
SubLVDS
CLK–
´1
iPCLK
0
PCLK
1
Standby
CPOL
Vthstby
RXEN
Glitch
Suppression
Control
LS
B0177-01
2
Submit Documentation Feedback
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
PINOUT – TOP VIEW
ZQE PACKAGE
(TOP VIEW)
4
5
6
7
8
9
R 4/B 3
R 2/B 5
R 0/B 7
G 6/G 1
G 4/G 3
G 2/G 5
GND
R 3/B 4
R 1/B 6
G 7/G 0
G 5/G 2
G 3/G 4
G 1/G 6
G 0/G 7
VDD
GND
VDD
GND
B 7/R 0
B 6/R 1
GND
GND
GND
GND
VDD
B 5 /R 2
B 4 /R 3
GNDPLLD
GND
GND
GND
GND
VDD
B 3/R 4
B 2/R 5
D1+
VDDPLLD
GND
GND
GND
GND
VDD
B 1/R 6
B 0/R 7
D1–
GNDLVDS
GND
GND
GND
GND
VDD
F/S
PCLK
CPOL
VDDLVDS
VDDPLLA
GNDPLLA
VDDLVDS
GNDLVDS
GND
VS
HS
GNDLVDS
SWAP
CLK+
CLK–
D0+
D0–
RXEN
DE
CPE
1
2
GND
R 6/B 1
R 7/B 0
R 5/B 2
LS
VDD
NC
GND
NC
3
A
B
C
D
E
F
G
H
J
RGB Output pin assignment based on SWAP pin setting:
SWAP = 0 / SWAP = 1
P0049-01
Submit Documentation Feedback
3
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
PINOUT – TOP VIEW (continued)
SWAP PIN FUNCTIONALITY
The SWAP pin allows the pcb designer to reverse the RGB bus, minimizing potential signal crossovers due to
signal routing. The two drawings beneath show the RGB signal pin assignment based on the SWAP-pin setting.
SN65LVDS304
(Top View)
SN65LVDS304
(Top View)
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
A
A
R6
R4
R2
R0
G6
G4
G2
R5
R3
R1
G7
G5
G3
G1
G0
B7
B6
B5
B4
B3
B2
B1
B0
B1
B3
B5
B7
G1
G3
G5
B2
B4
B6
G0
G2
G4
G6
G7
R0
R1
R2
R3
R4
R5
R6
R7
B
B
R7
B0
C
C
D
D
E
E
F
F
G
G
PCLK
PCLK
H
H
VS
VS
HS
HS
J
J
DE
DE
P0049-03
P0049-02
Figure 1. Pinout With SWAP PIN = GND
4
9
Submit Documentation Feedback
Figure 2. Pinout With SWAP PIN = VDD
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
PINOUT – TOP VIEW (continued)
Table 1. Pin Description
PIN
SWAP
SIGNAL
PIN
A1
–
GND
C1
L
R6
C2
H
B1
C3
A2
A3
A4
A5
A6
A7
A8
A9
B1
B2
B3
B4
B5
B6
B7
B8
B9
SWAP .
SIGNAL
PIN
SWAP
–
LS
F1
–
D1+
–
VDD
F2
–
VDDPLLD
F3
–
GND
unpopulated
SIGNAL
L
R4
C4
–
VDD
F4
–
GND
H
B3
C5
–
GND
F5
–
GND
L
R2
C6
–
VDD
F6
–
GND
H
B5
C7
–
GND
F7
–
VDD
L
R0
L
B7
H
B7
H
R0
L
G6
L
B6
H
G1
H
R1
H
R7
L
G4
D1
–
NC
G1
–
D1–
H
G3
D2
–
GND
G2
–
GNDLVDS
C8
C9
F8
F9
L
B1
H
R6
L
B0
L
G2
D3
–
GND
G3
–
GND
H
G5
D4
–
GND
G4
–
GND
–
GND
D5
–
GND
G5
–
GND
L
R7
D6
–
GND
G6
–
GND
H
B0
D7
–
VDD
G7
–
VDD
L
R5
L
B5
G8
–
F/S
H
B2
H
R2
G9
–
PCLK
L
R3
H
B4
L
R1
H
L
H
D8
L
B4
H1
–
CPOL
H
R3
H2
–
VDDLVDS
E1
–
NC
H3
–
VDDPLLA
B6
E2
–
GNDPLLD
H4
–
GNDPLLA
G7
E3
–
GND
H5
–
VDDLVDS
G0
E4
–
GND
H6
–
GNDLVDS
GND
D9
L
G5
E5
–
GND
H7
–
H
G2
E6
–
GND
H8
–
VS
L
G3
E7
–
VDD
H9
–
HS
H
G4
L
B3
J1
–
GNDLVDS
H
R4
J2
–
SWAP
L
B2
J3
–
CLK+
H
R5
J4
–
CLK–
J5
–
D0+
J6
–
D0–
J7
–
RXEN
J8
–
DE
J9
–
CPE
L
G1
H
G6
L
G0
H
G7
E8
E9
Submit Documentation Feedback
5
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
TERMINAL FUNCTIONS
NAME
I/O
D0+, D0–
D1+, D1–
DESCRIPTION
SubLVDS data link (active during normal operation)
SubLVDS in
SubLVDS data link (active during normal operation when LS = high, high-impedance if LS = low); input
can be left open if unused.
CLK+, CLK–
SubLVDS input pixel clock; polarity is fixed.
R0–R7
Red-pixel data (8); pin assignment depends on SWAP pin setting.
G0–G7
Green-pixel data (8); pin assignment depends on SWAP pin setting.
B0–B7
Blue-pixel data (8); pin assignment depends on SWAP pin setting.
HS
CMOS out
Horizontal sync
VS
Vertical sync
DE
Data enable
PCLK
Output pixel clock; rising or falling clock polarity is selected by control input CPOL.
LS
Link select (determines active SubLVDS data links and PLL range); see Table 2.
Disables the CMOS Drivers and Turns Off the PLL, putting device in shutdown mode
1 – Receiver enabled
0 – Receiver disabled (shutdown)
Note: The RXEN input incorporates glitch suppression logic to avoid unwanted switching. The input
must be pulled low for longer than 10 µs continuously to force the receiver to enter shutdown. The input
must be pulled high for at least 10 µs continuously to activate the receiver. An input pulse shorter than
5 µs is interpreted as a glitch and becomes ignored. At power up, the receiver is enabled immediately if
RXEN = H and disabled if RXEN = L.
RXEN
CMOS In
CPOL
Output clock polarity selection
0 – rising edge clocking
1 – falling edge clocking
Bus swap swaps the bus pins to allow device placement on top or bottom of PCB. See pinout drawing
for pin assignments.
SWAP
0 – data output from R7...B0
1 – data output from B0...R7
CMOS bus rise time select
F/S
CPE
1 – fast-output rise time
0 – slow-output rise time
CMOS out
Channel parity error
This output indicates the detection of a parity error by generating an output high-pulse for half of a
PCLK clock cycle; this allows counting parity errors with a simple counter.
0 – no error
high-pulse – bit error detected
VDD
Supply voltage
GND
Supply ground
VDDLVDS
SubLVDS I/O supply voltage
GNDLVDS
VDDPLLA
6
Power supply
SubLVDS ground
PLL analog supply voltage
GNDPLLA
PLL analog GND
VDDPLLD
PLL digital supply voltage
GNDPLLD
PLL digital GND
Submit Documentation Feedback
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
FUNCTIONAL DESCRIPTION
Deserialization Modes
The SN65LVDS304 receiver has two modes of operation controlled by link-select pin LS. Table 2 shows the
deserializer modes of operation.
Table 2. Logic Table: Link Select Operating Modes
LS
Mode of Operation
Data Links Status
0
1ChM
1-channel mode (30-bit serialization rate)
D0 active
1
2ChM
2-channel mode (15-bit serialization rate)
D0, D1 active
1-Channel Mode
While LS is held low, the SN65LVDS304 receives payload data over a single SubLVDS data pair, D0. The PLL
locks to the SubLVDS clock input and internally multiplies the clock by a factor of 30. The internal high-speed
clock is used to shift in the data payload on D0 and to deserialize 30 bits of data. Figure 3 illustrates the timing
and the mapping of the data payload into the 30-bit frame. The internal high-speed clock is divided by a factor of
30 to recreate the pixel clock, and the data payload with the pixel clock is presented on the output bus. The
reserved bits and parity bit are not output. While in this mode, the PLL can lock to a clock that is in the range of
4 MHz through 15 MHz. This mode is intended for smaller video display formats that do not need the full
bandwidth capabilities of the SN65LVDS304.
CLK–
CLK+
D0+/– CHANNEL res res CP R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0 VS HS DE res res CP R7 R6
T0161-01
Figure 3. Data and Clock Input in 1-ChM (LS = low)
2-Channel Mode
While LS is held high, the SN65LVDS304 receives payload data over two SubLVDS data pairs, D0 and D1. The
PLL locks to the SubLVDS clock input and internally multiplies the clock by a factor of 15. The internal
high-speed clock is used to shift in the data payload on D0 and D1 and to deserialize 15 bits of data from each
pair. Figure 4 illustrates the timing and the mapping of the data payload into the 30-bit frame. The internal
high-speed clock is divided by a factor of 15 to recreate the pixel clock, and the data payload with pixel clock is
presented on the output bus. The reserved bits and parity bit are not output. While in this mode, the PLL can
lock to a clock that is in the range of 8 MHz through 30 MHz.
CLK–
CLK +
D0+/– Channel CP R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 VS res CP R7 R6
D1+/– Channel res G3 G2 G1 G0 B7 B6 B5 B4 B3 B2 B1 B0 HS DE res G3 G2
T0162-01
Figure 4. Data and Clock Output in 2-ChM (LS = high)
POWER-DOWN MODES
The SN65LVDS304 receiver has two power-down modes to facilitate efficient power management.
SHUTDOWN MODE
A low input signal on the RXEN pin puts the SN65LVDS304 into shutdown mode. This turns off most of the
receiver circuitry including the SubLVDS receivers, PLL, and deserializers. The SubLVDS differential-input
resistance remains 100 Ω, and any input signal is ignored. All outputs hold a static output pattern:
R[0:7] = G[0:7] = B[0:7] = VS = HS = high; DE = PCLK = low.
Submit Documentation Feedback
7
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
The current draw in shutdown mode is nearly zero if the SubLVDS inputs are left open or pulled high.
STANDBY MODE
The SN65LVDS304 enters the standby mode when the SN65LVDS304 is not in shutdown mode but the
SubLVDS clock-input common-mode voltage is above 0.9 × VDDLVDS. The CLK input incorporates a pullup circuit
to shift the SubLVDS clock-input common-mode voltage to VDDLVDS in the absence of an input signal. All circuitry
except the SubLVDS clock-input standby monitor is shut down. The SN65LVDS304 also enters the standby
mode when the input clock frequency on the CLK input is less than 500 kHz. The SubLVDS input resistance
remains 100 Ω, and any input signal on the data inputs D0 and D1 is ignored. All outputs will hold a static output
pattern:
R[0:7] = G[0:7] = B[0:7] = VS = HS = high; DE = PCLK = low.
The current drawn in standby mode is very low.
ACTIVE MODES
A high input signal on RXEN combined with a CLK input signal switching faster than 3 MHz and VICM smaller
than 1.3 V forces the SN65LVDS304 into the active mode. Current consumption in the active mode depends on
operating frequency and the number of data transitions in the data payload. CLK-input frequencies between 3
MHz and 4 MHz activate the device, but proper PLL functionality is not assured. It is not recommended to
operate the SN65LVDS304 in active mode at CLK frequencies below 4 MHz.
ACQUIRE MODE (PLL Approaches Lock)
When the SN65LVDS304 is enabled and a SubLVDS clock input present, the PLL pursues lock to the input
clock. While the PLL pursues lock, the output data bus holds a static output pattern:
R[0:7] = G[0:7] = B[0:7] = VS = HS = high; DE = PCLK = low.
For proper device operation, the pixel clock frequency must fall within the valid fPCLK range specified under
recommended operating conditions. If the pixel clock frequency is larger than 3 MHz but smaller than fPCLK(min),
the SN65LVDS304 PLL is enabled. Under such conditions, it is possible for the PLL to lock temporarily to the
pixel clock, causing the PLL monitor to release the device into active receive mode. If this happens, the PLL
may or may not be properly locked to the pixel clock input, potentially causing data errors, frequency oscillation,
and PLL deadlock (loss of VCO oscillation).
RECEIVE MODE
After the PLL achieves lock the device enters the normal receive mode. The output data bus presents the
deserialized data. The PCLK output pin outputs the recovered pixel clock.
PARITY ERROR DETECTION AND HANDLING
The SN65LVDS304 receiver performs error checking on the basis of a parity bit that is transmitted across the
SubLVDS interface from the transmitting device. Once the SN65LVDS304 detects the presence of the clock and
the PLL has locked onto PCLK, then the parity is checked. Parity-error detection ensures detection of all
single-bit errors in one pixel and 50% of all multibit errors.
The parity bit covers the 27-bit data payload consisting of 24 bits of pixel data plus VS, HS, and DE. Odd-parity
bit signalling is used. The parity error is output on the CPE pin. If the sum of the 27 data bits and the parity bit
result in an odd number, the receive data are assumed to be valid. The CPE output is held low. If the sum
equals an even number, parity error is declared. The CPE output indicates high for half a PCLK period. The
CPE output is set with the data bit transition and cleared after 1/2 the data-bit time. This allows counting every
detected parity error with a simple counter connected to CPE.
If a parity error is detected, then the data on that PCLK cycle is not output. Instead, the last valid data from a
previous PCLK cycle is repeated on the output bus. This is to prevent any bit error that occurs on the LVDS link
from causing perturbations in VS, HS, or DE that might be visually disruptive to a display.
The reserved bits are not covered in the parity calculations.
8
Submit Documentation Feedback
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
A parity error is indicated by a
high pulse on CPE; the width of
the pulse is 1/2 the length of a
PCLK cycle.
CPE
R[0:7], G[0:7],
B[0:7], HS, VS, DE
PCLK
(CPOL = 0)
When a parity error is
detected, the receiver outputs
the previous pixel on the
bus. Hence, no data transitions
occur.
T0163-01
Figure 5. Parity Error Detection
STATUS-DETECT AND OPERATING-MODES FLOW DIAGRAM
The SN65LVDS304 switches between the power saving and active modes in the following way:
Power Up
RXEN = 1
CLK Input Inactive
RXEN Low
for > 10 ms
Power Up
RXEN = 0
Shutdown
Mode
Standby
Mode
RXEN High
for > 10 ms
VICM(CLK) > 0.9 VDDLVDS
RXEN Low
for > 10 ms
VICM(CLK) > 0.9 VDDLVDS
or fCLK < 500 kHz
CLK Input Active
Power Up
RXEN = 1
CLK Active
RXEN Low
for > 10 ms
Receive
Mode
PLL Achieved Lock
Acquire
Mode
F0017-01
Submit Documentation Feedback
9
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
Table 3. Status Detect and Operating Modes Descriptions
Mode
Characteristics
Conditions
RXEN is set low for longer than 10 µs.
(1) (2)
Shutdown mode
Least amount of power consumption (most circuitry turned
off); all outputs held static:
R[0:7] = G[0:7] = B[0:7] = VS = HS = high; DE = PCLK =
low
Standby mode
Low power consumption (standby monitor circuit active; PLL RXEN is high for longer than 10 µs and CLK inputs are
is shutdown to conserve power);
common-mode, VICM(CLK) is above 0.9 × VDDLVDS, or CLK
All outputs held static:
inputs are floating (2)
R[0:7] = G[0:7] = B[0:7] = VS = HS = high; DE = PCLK =
low
Acquire mode
PLL pursues lock; all outputs held static:
R[0:7] = G[0:7] = B[0:7] = VS = HS = high; DE = PCLK =
low
RXEN is high; CLK input monitor detected clock input
common mode and woke up receiver from standby
mode.
Transmit mode
Data transfer (normal operation);
receiver deserializes data and provides data on parallel
output
RXEN is high and PLL is locked to incoming clock.
(1)
(2)
In shutdown mode, all SN65LVDS304 internal switching circuits (e.g., PLL, serializer, etc.) are turned off to minimize power
consumption. The input stage of any input pin remains active.
Leaving CMOS control inputs unconnected can cause random noise to toggle the input stage and potentially harm the device. All CMOS
inputs must be tied to a valid logic level, VIL or VIH, during shutdown or standby Mode. Exceptions are the SubLVDS inputs CLK and Dx,
which can be left unconnected while not in use.
Table 4. Operating Mode Transitions
MODE TRANSITION
USE CASE
Shutdown → standby
Drive TXEN high to enable
receiver.
TRANSITION SPECIFICS
1. RXEN high > 10 µs
2. Receiver enters standby mode.
a. R[0:7] = G[0:7] = B[0:7] = VS = HS remain high and DE = PCLK low
b. Receiver activates clock input monitor.
Standby → acquire
Receiver activity detected
1. CLK input monitor detects clock input activity.
2. Outputs remain static.
3. PLL circuit is enabled.
Acquire → receive
Link is ready to receive
data.
1. PLL is active and approaches lock.
2. PLL achieves lock within twakeup.
3. D0 or D1 becomes active, depending on LS selection.
4. First data word is recovered.
5. Parallel output bus turns on switching from a static output pattern to output the
first valid data word.
Receive → standby
Receive/Standby →
shutdown
Transmitter requested to
enter standby mode by
input common mode
voltage VICM > 0.9 VDDLVDS
(e.g., transmitter output
clock stops or enters
high-impedance state)
1. Receiver disables outputs within tsleep.
Turn off receiver.
1. RXEN pulled low for > tpwrdn.
2. RX Input monitor detects VICM > 0.9 VDDLVDS within tsleep.
3. R[0:7] = G[0:7] = B[0:7] = VS = HS transition to high and DE = PCLK to low on
next falling PLL clock edge
4. PLL shuts down. Clock activity input monitor remains active.
2. Receiver switches all outputs into high-impedance state.
3. Most IC circuitry is shut down for least power consumption.
10
Submit Documentation Feedback
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
ABSOLUTE MAXIMUM RATINGS (1)
Supply voltage range, VDD
(2),
VDDPLLA, VDDPLLD, VDDLVDS
Voltage range at any input When VDDx > 0 V
or output terminal
When VDDx ≤ 0 V
V
±4
Charged-device model (4) (all pins)
±1500
Machine model (5) (all pins)
±200
V
kV
V
See Dissipation Ratings Table
±5
Ouput current, IO
(2)
(3)
(4)
(5)
–0.3 to 2.175
–0.5 to VDD + 2.175
Continuous power dissipation
(1)
UNIT
–0.5 to 2.175
Human body model (3) (all pins)
Electrostatic discharge
VALUE
mA
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.
All voltage values are with respect to the GND terminals.
In accordance with JEDEC Standard 22, Test Method A114-B
In accordance with JEDEC Standard 22, Test Method C101
In accordance with JEDEC Standard 22, Test Method A115-A
DISSIPATION RATINGS
(1)
(2)
PACKAGE
CIRCUIT
BOARD MODEL
TA < 25°C
DERATING FACTOR (1)
ABOVE TA = 25°C
TA = 85°C
POWER RATING
ZQE
Low-K (2)
592 mW
7.407 mW/°C
148 mW
This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air
flow.
In accordance with the low-K thermal metric definitions of EIA/JESD51-2.
DEVICE POWER DISSIPATION
PARAMETER
PD
Device power
dissipation
TEST CONDITIONS
VDDx = 1.8 V, TA = 25°C, all outputs terminated with 10 pF, fCLK at 4 MHz
VDDx = 1.95 V, TA = –40°C, all outputs terminated with 10 pF, fCLK at 30 MHz
Submit Documentation Feedback
TYP
MAX
16.8
72.2
UNIT
mW
11
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
RECOMMENDED OPERATING CONDITIONS (1)
VDD
VDDPLLA
VDDPLLD
VDDLVDS
Supply voltages
VDDn(PP)
Supply voltage noise magnitude
MIN
TYP
MAX
UNIT
1.65
1.8
1.95
V
Test set-up shown in Figure 7;
fCLK ≤ 50MHz; f(noise) = 1Hz to 2 GHz
100
mV
fCLK > 50MHz; f(noise) = 1Hz to 1MHz
100
fCLK > 50 MHz; f(noise) > 1MHz
TA
Operating free-air temperature
40
–40
85
1-channel transmit mode, see Figure 3
4
15
2-channel transmit mode, see Figure 4
8
30
°C
CLK+ and CLK–
fCLK±
Input pixel clock frequency
tDUTCLK
CLK input duty cycle
Standby mode (2), see Figure 16
MHz
500
kHz
35
65
%
70
200
mV
0.6
1.2
D0+, D0–, D1+, D1–, CLK+, and CLK–
|VID|
Magnitude of differential input voltage |VD0+ – VD0-|, |VD1+– VD1-|,
|VCLK+ – VCLK-| during normal operation
VICM
Input voltage common mode range
∆VICM
Input voltage common mode variation VICM(n) – VICM(m) with n = D0, D1, or CLK
among all SubLVDS inputs
and m = D0, D1, or CLK
∆VID
Differential input voltage amplitude
variation among all SubLVDS inputs
VID(n) – VID(m) with n = D0, D1, or CLK and
m = D0, D1, or CLK
tr/f
Input rise and fall time s
RXEN at VDD; see Figure 10
∆tr/f
Input rise or fall time mismatch
among all SubLVDS inputs
tr(n) – tr(m) and tf(n) – tf(m) with n = D0, D1, or
CLK and m = D0, D1, or CLK
Receive or acquire mode
Standby mode
V
0.9
VDDLVDS
–100
100
mV
–10
10
%
800
ps
100
ps
V
–100
LS, CPOL, SWAP, RXEN, F/S
VICMOSH
High-level input voltage
0.7 VDD
VDD
VICMOSL
Low-level input voltage
0
0.3 VDD
tinRXEN
RXEN input pulse duration
V
µs
10
R[7:0], G[7:0], B[7:0], VS, HS, PCLK, CPE
CL
(1)
(2)
12
Output load capacitance
10
pF
Unused single-ended inputs must be held high or low to prevent them from floating.
PCLK input frequencies lower than 500 kHz force the SN65LVDS304 into standby mode. Input frequencies between 500 kHz and 3
MHz may or may not activate the SN65LVDS304. Input frequencies beyond 3 MHz activate the SN65LVDS304. Input frequencies
between 500 kHz and 4 MHz are not recommended, and can cause PLL malfunction.
Submit Documentation Feedback
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
DEVICE ELECTRICAL CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER
Alternating 1010 test pattern (see Table 8); all CMOS outputs
terminated with 10 pF; F/S and RXEN at VDD; VIH = VDD, VIL = 0 V; VDD
= VDDPLLA = VDDPLLD = VDDLVDS
1ChM
IDD
RMS supply
current
2ChM
Typical power test pattern (see Table 6); VID = 70 mV, all CMOS
outputs terminated with 10 pF; F/S at GND and RXEN at VDD; VIH =
VDD, VIL = 0 V; VDD = VDDPLLA = VDDPLLD = VDDLVDS
MAX
fPCLK = 4 MHz
9.8
14
fPCLK = 6 MHz
11.7
15.9
fPCLK = 15 MHz
19.3
25
fPCLK = 4 MHz
4.7
MIN
fPCLK = 6 MHz
6
13.2
Alternating 1010 test pattern (seeTable 8); all CMOS outputs
fPCLK = 8 MHz
terminated with 10 pF; F/S and RXEN at VDD; VIH = VDD, VIL = 0 V; VDD
fPCLK = 22 MHz
= VDDPLLA = VDDPLLD = VDDLVDS
fPCLK = 30 MHz
14.3
19.4
25
33
26.8
37
Typical power test pattern (see Table 7); VID = 70 mV, all CMOS
outputs terminated with 10 pF; F/S at GND and RXEN at VDD; VIH =
VDD, VIL = 0 V; VDD = VDDPLLA = VDDPLLD = VDDLVDS
UNIT
mA
mA
fPCLK = 15 MHz
CLK and D inputs are left open; all control inputs held static high or low;
All CMOS outputs terminated with 10 pF;
VIH = VDD, VIL = 0 V; VDD = VDDPLLA = VDDPLLD = VDDLVDS
(1)
TYP (1)
TEST CONDITIONS
fPCLK = 8 MHz
6.4
fPCLK = 22 MHz
13.7
fPCLK = 30 MHz
18.3
Standby mode;
RXEN = VIH
15
100
Shutdown
mode;
RXEN = VIL
0.4
10
mA
mA
µA
All typical values are at 25°C and with 1.8-V supply, unless otherwise noted.
Submit Documentation Feedback
13
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
INPUT ELECTRICAL CHARACTERISTICS
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP (1)
MAX
UNIT
D0+, D0–, D1+, D1–, CLK+, and CLK–
Vthstby
Input voltage common mode threshold to RXEN at VDD
switch between receive/acquire mode and
standby mode
VTHL
Low-level differential input voltage
threshold
VD0+– VD0–, VD1+– VD1,
VCLK+– VCLK-
VTHH
High-level differential input voltage
threshold
II+, II–
Input leakage current
VDD = 1.95 V; VI+ = VI–;
VI = 0.4 V and VI = 1.5 V
IIOFF
Power-off input current
VDD = GND; VI = 1.5 V
RID
Differential input termination resistor value
CIN
Input capacitance
Measured between input terminal
and GND
∆CIN
Input capacitance variation
Within one signal pair
Between all signals
1.3
V
–40
78
RBBDC Pullup resistor for standby detection
0.9 VDDLVDS
mV
100
40
mV
75
µA
–75
µA
122
Ω
1
21
pF
30
0.2
1
pF
39
kΩ
LS, CPOL, SWAP, RXEN, F/S
VIK
Input clamp voltage
IICMOS Input current (2)
II = –18 mA, VDD = VDD(min)
–1.2
V
0 V ≤ VDD ≤ 1.95 V; VI = GND or VI
= 1.95 V
100
nA
CIN
Input capacitance
IIH
High-level input current
VIN = 0.7 VDD
–200
200
IIL
Low-level input current
VIN = 0.3 VDD
–200
200
VIH
High-level input voltage
0.7 VDD
VDD
VIL
Low-level input voltage
0
0.3 VDD
(1)
(2)
2
pF
nA
V
All typical values are at 25°C and with 1.8-V supply unless otherwise noted.
Do not leave any CMOS input unconnected or floating to minimize leakage currents. Every input must be connected to a valid logic
leve,l VIH or VOL, while power is supplied to VDD.
OUTPUT ELECTRICAL CHARACTERISTICS
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
0.8 VDD
VDD
V
0
0.2 VDD
V
R[0:7], G[0:7], B[0:7], VS, HS, PCLK, CPE
1-ChM, F/S = L, IOH = –250 µA
VOH
High-level output current
2-ChM, F/S = L, IOH = –500 µA
1-ChM, F/S = H, IOH = –500 µA
2-ChM, F/S = H, IOH = –2 mA
1-ChM, F/S = L, IOL = 250 µA
VOL
Low-level output current
IOH
High-level output current
2-ChM, F/S = L, IOL = 500 µA
1-ChM, F/S = H, IOL = 500 µA
2-ChM, F/S = H, IOL = 2 mA
1-ChM, F/S = L
2-ChM, F/S = L; 1-ChM, F/S = H
2-ChM, F/S = H
IOL
Low-level output current
1-ChM, F/S = L
2-ChM, F/S = L; 1-ChM, F/S = H
2-ChM, F/S = H
14
Submit Documentation Feedback
–250
–500
–2000
250
500
2000
µA
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
SWITCHING CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP (1)
MAX
UNIT
800
ps
–100
100
ps
1-channel mode, F/S = L
8
16
2-channel mode, F/S = L
4
8
1-channel mode, F/S = H
4
8
D0+, D0–, D1+, D1–, CLK+, and CLK–
tr/f
Input rise and fall times
RXEN at VDD; see Figure 10
∆tr/f
Input rise or fall time
mismatch between all
SubLVDS inputs
tR(n) – tR(m) and tF(n) – tF(m) with n = D0, D1 or CLK
and m = D0, D1, or CLK
R[7:0], G[7:0], B[7:0], VS, HS, PCLK, CPE
Rise and fall time
20% ⇆ 80% of VDD (2)
tr/f
CL = 10 pF (3); see Figure 9
2-channel mode, F/S = H
tOUTP
PCLK output duty cycle
Output skew between PCLK
and R[0:7], G[0:7], B0:7],
HS, VS, and DE
tOSK
1
ns
2
1-channel mode
45%
50%
55%
CPOL = VIL, 2-channel mode
48%
53%
59%
CPOL = VIH, 2-channel mode
41%
47%
52%
See Figure 9.
–500
500
ps
2.5/fPCLK
s
3.8
µs
INPUT TO OUTPUT RESPONSE TIME
tPD(L)
Propagation delay time from
CLK+ input to PCLK output
RXEN at VDD, VIH = VDD, VIL = GND, CL = 10 pF, See
Figure 14
tGS
RXEN glitch suppression
pulse width (4)
VIH = VDD, VIL = GND, RXEN toggles between VIL and
VIH; see Figure 15 and Figure 16.
tpwrup
Enable time from power
down (↑RXEN)
Time from RXEN pulled high to data outputs enabled and
transmit valid data; see Figure 16.
2
ms
tpwrdn
Disable time from active
mode (↓RXEN)
RXEN is pulled low during receive mode; time
measurement until all outputs held static: R[0:7] = G[0:7]
= B[0:7] = VS = HS = high, DE = PCLK = low and PLL is
shut down; see Figure 16.
11
µs
twakeup
Enable time from standby
(↑↓CLK)
RXEN at VDD; device is in standby; time measurement
from CLK input starts switching to PCLK and data
outputs enabled and transmit valid data; see Figure 17.
2
ms
tsleep
Disable time from active
mode (CLK transitions to
high-impedance)
RXEN at VDD; device is receiving data; time
measurement from CLK input signal stops (input open or
input common mode VICM exceeds threshold voltage
Vthstby) until all outputs held static:
R[0:7] = G[0:7] = B[0:7] = VS = HS = high;
DE = PCLK = low and PLL is shut down;
see Figure 17.
3
µs
fBW
PLL bandwidth (5)
Tested from CLK input to PCLK output; 2-ChM; fPCLK =
22 MHz
(1)
(2)
(3)
(4)
(5)
1.4/fPCLK
0.087 fPCLK
1.9/fPCLK
MHz
All typical values are at 25°C and with 1.8-V supply, unless otherwise noted.
tR/F depends on the F/S setting and the capacitive load connected to each output. Some application information of how to calculate tR/F
based on the output load and how to estimate the timing budget to interconnect to an LCD driver are provided in the application section
near the end of this data sheet.
The output rise and fall times are optimized for an output load of 10 pF. The rise and fall times can be adjusted by changing the output
load capacitance.
The RXEN input incorporates glitch-suppression logic to disregard short input pulses. tGS is the duration of either a high-to-low or
low-to-high transition that is suppressed.
When using the SN65LVDS304 receiver in conjunction with the SN65LVDS303 transmitter in one link, the PLL bandwidth of the
SN65LVDS304 receiver always exceeds the bandwidth of the SN65LVDS303 transmit PLL. This ensures stable PLL tracking under all
operating conditions and maximizes the receiver skew margin.
Submit Documentation Feedback
15
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
12
10.0
11
10
9
4 MHz
9%
PLL – Bandwidth – %
PLL BW [% of PCLK Frequency]
9.5
RX PLL BW
9%
8.5%
8.2%
8
7.7%
7
6
8 MHz
9%
9.0
Spec Limit
1 ChM
8.5
Spec Limit
2 ChM
8.0
15 MHz
8.1 %
TX PLL BW
30 MHz
8.1 %
7.5
5
7.0
4
0
100
200
300
0
400
5
10
PLL Frequency − MHz
15
20
25
30
35
40
PCLK – Frequency – MHz
G001
Figure 6. SN65LVDS304 PLL Bandwidth (Also Showing the SN65LVDS303 PLL Bandwidth)
TIMING CHARACTERISTICS
PARAMETER
tRSKMx
(1) (2)
(1)
(2)
(3)
(4)
(5)
16
Receiver input skew
margin; see (3) and
Figure 36
TEST CONDITIONS
1ChM: x = 0..29, fPCLK = 15
MHz; RXEN at VDD, VIH = VDD,
VIL = GND, RL = 100 Ω, test
setup as in Figure 8, test pattern
as in Table 10
fCLK = 15 MHz (4)
2ChM: x = 0..14,
fPCLK =30 MHz
RXEN at VDD, VIH = VDD, VIL =
GND, RL = 100 Ω, test setup as
in Figure 8, test pattern as in
Table 11
fCLK = 30 MHz (4)
fCLK = 4 MHz to 15
MHz (5)
fCLK = 8 MHz to 30
MHz (5)
MIN
MAX
UNIT
630
1
- 480 ps
2 · 30 · fCLK
630
ps
1
- 480 ps
2 · 15 · fCLK
Receiver input skew margin (tRSKM) is the timing margin available for transmitter output pulse position (tPPOS), interconnect skew, and
interconnect inter-symbol interference. tRSKM represents the remainder of the serial bit time not taken up by the receiver strobe
uncertainty. tRSKM assumes a bit error rate better than 10–12.
tRSKM is inversely proportional to the internal setup and hold time uncertainty, ISI and duty cycle distortion from the front end receiver,
the skew missmatch between CLK and data D0 and D1, as well as the PLL cycle-to-cycle jitter.
This includes the receiver internal setup and hold time uncertainty, all PLL related high-frequency random and deterministic jitter
components that impact the jitter budget, ISI and duty cycle distortion from the front-end receiver, and the skew between CLK and data
D0 and D1; the pulse position minimum/maximum variation is given with a bit error rate target of 10–12; measurements of the total jitter
are taken over >10–12 samples.
The minimum and maximum limits are based on statistical analysis of the device performance over process, voltage, and temperature
ranges.
These minimum and maximum limits are simulated only.
Submit Documentation Feedback
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
PARAMETER MEASUREMENT INFORMATION
1
1
Noise
Generator
100 mV
VDDPLLA
2
SN65LVDS304
VDDPLLD
VDD
10 mF
VDDLVDS
GND
1.8-V
Supply
Note: The generator regulates the
noise amplitude at point 1 to the
target amplitude given under the table
Recommended Operating Conditions
S0216-01
Figure 7. Power-Supply Noise Test Setup
To measure tRSKM CLK is advanced or delayed with respect to data until errors are observed at the receiver outputs. The advance
or delay is then reduced until there are no data errors observed over 10
tRSKM
CLK and Data
Pattern
Generator
Programmable Delay
–12
serial bit times. The magnitude of the advance or delay
CLK
DUT:
SN65LVDS304
D0
Bit Error
Detector
D1
Ideal Receiver Strobe Position
tPG_ERROR
tRSKM(p)
C
tRSKM(n)
tbit
tRSKM
– is the smaller of the two measured values tRSKM(p) and tRSKM(n)
tPG_ERROR – Test equipment (pattern generator) intrinsic output pulse position timing uncertainty
tbit
– serial bit time
C
– LVDS304 set-up and hold-time uncertainty
Note: C can be derived by subtracting the receiver skew margin tRSKM(p) + tRSKM(p) from one serial bit time
T0164-01
Figure 8. Receiver Jitter-Budget Test Setup
Submit Documentation Feedback
17
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
PARAMETER MEASUREMENT INFORMATION (continued)
tF
t setup
80% (VOH -V OL )
R[7:0], G[7:0],
B[7:0], HS, VS, DE
20% (VOH -V OL )
t hold
t OSK
tR
VOH
80% (VOH -V OL )
PCLK
50% (VOH
- –VOL)
(CPOL=0)
20% (VOH -VOL )
VOL
tR
tF
Note:
The Set-up and Hold-time of CMOS outputs R[7:0], G[7:0],
B[7:0], HS, VS, and DE in relation to PCLK can be
calulated by:
1
tS&H =
2 -rPCLK -tREF - tOSK - DtDUTP
Figure 9. Output Rise/Fall, Setup/Hold Time
VDx+ – VDx– , VCLK+ – VCLK–
tf
80%(VID)
100%(VIC)
tr
0V
20%(VID)
0%(VID)
Figure 10. SubLVDS Differential Input Rise and Fall Time Defintion
CLK+, Dx+
VDDLVDS
RID /2
R BBDC
Gain
Stage
RID/2
CLK–, Dx–
Standby
detection
line end
termination
ESD
Figure 11. Equivalent Input Circuit Design
18
Submit Documentation Feedback
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
PARAMETER MEASUREMENT INFORMATION (continued)
IICMOS
SWAP,
CPOL, LS,
RXEN, F/S
CMOS Input
(VI+ + VI–)/2
II+
VICMOS
CLK+, Dx+
VID
RGB, VS, HS,
CPE PCLK
IO
II–
CLK–, Dx–
VICM
VI+
VO
VI–
SubLVDS Input
CMOS Output
S0217-01
Figure 12. I/O Voltage and Current Definition
RGB, VS, HS,
CPE, PCLK
VO
SN65LVDS304
CL=10 pF
S0218-01
Figure 13. CMOS Output Test Circuit, Signal, and Timing Definition
Submit Documentation Feedback
19
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
PARAMETER MEASUREMENT INFORMATION (continued)
Pixel(n–1)
R7(n–1)
R7(n–2)
D0+
R7 R6 R5 R4
Pixel(n)
Pixel(n+1)
R7(n)
R7(n+1)
CP R7
CP R7
CLK–
CLK+
tPD(L)
VDD/2
PCLK
(CPOL = 0)
Pixel(n–1)
CMOS Data Out
R7
R7(n–3)
R7(n–1)
R6
R6(n–3)
R6(n–1)
Figure 14. Propagation Delay, Input to Output (LS = 0)
V DD /2
RXEN
t GS
CLK
t PLL
VCO internal signal
PLL approaches lock
t pwrup
PCLK
R[7:0],G[7:0],B[7:0], DE, VS, HS
Figure 15. Receiver Phase-Locked Loop Set TIme and Receiver Enable Time
20
Submit Documentation Feedback
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
PARAMETER MEASUREMENT INFORMATION (continued)
<20 ns
3 ms
Glitch shorter
than t GS will be
ignored
2 ms
less than 20ns
Spike will be
rejected
Glitch shorter
than tGS will be
ignored
RXEN
tpwrup
tpwrdn
PCLK
tGS
I CC
tGS
CLK
Receiver disabled
(OFF)
RX RX disabled
turns (OFF)
OFF
Receiver enabled
(ON)
Receiver aquires lock
Figure 16. Receiver Enable/Disable Glitch Suppression Time
CLK
t
t
wakeup
sleep
PCLK
R[7:0], G[7:0], B[7:0], VS, HS,
RX enabled
output data valid
Receiver aquires lock,
outputs still disabled
Receiver disabled
(OFF)
RX enabled;
output data
invalid
RX
disabled
(OFF)
Figure 17. Standby Detection
POWER CONSUMPTION TESTS
Table 5 shows an example test pattern word.
Table 5. Example Test Pattern Word
Word
R[7:4], R[3:0], G[7:4], G[3:0], B[7:4], B[3:0], 0, VS, HS, DE
1
7
0x7C3E1E7
C
3
E
1
R7 R6 R5 R4 R3 R2 R1 R0 G7 G6 G5 G4 G3 G2 G1 G0 B7
0
1
1
1
1
1
0
0
0
0
1
1
1
1
1
0
E
7
B6
B5
B4
B3
B2
B1
B0
0
0
0
1
1
1
1
0
0
0
Submit Documentation Feedback
VS HS DE
1
1
1
21
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
TYPICAL IC POWER-CONSUMPTION TEST PATTERN
Typical power-consumption test patterns consist of sixteen 30-bit transmit words in 1-channel mode and eight
30-bit transmit words in 2-channel mode. The pattern repeats itself throughout the entire measurement. It is
assumed that every possible transmit code on RGB inputs has the same probability to occur during typical
device operation.
Table 6. Typical IC Power-Consumption Test Pattern,
1-Channel Mode
Word
Test Pattern:
R[7:4], R[3:0], G[7:4], G[3:0], B[7:4], B[3:0], 0, VS, HS, DE
1
0x0000007
2
0xFFF0007
3
0x01FFF47
4
0xF0E07F7
5
0x7C3E1E7
6
0xE707C37
7
0xE1CE6C7
8
0xF1B9237
9
0x91BB347
10
0xD4CCC67
11
0xAD53377
12
0xACB2207
13
0xAAB2697
14
0x5556957
15
0xAAAAAB3
16
0xAAAAAA5
Table 7. Typical IC Power-Consumption Test Pattern,
2-Channel Mode
Word
22
Test Pattern:
R[7:4], R[3:0], G[7:4], G[3:0], B[7:4], B[3:0], 0, VS, HS, DE
1
0x0000001
2
0x03F03F1
3
0xBFFBFF1
4
0x1D71D71
5
0x4C74C71
6
0xC45C451
7
0xA3aA3A5
8
0x5555553
Submit Documentation Feedback
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
MAXIMUM POWER CONSUMPTION TEST PATTERN
The maximum (or worst-case) power consumption of the SN65LVDS304 is tested using the two different test
patterns shown in Table 8 and Table 9. Test patterns consist of sixteen 30-bit transmit words in 1-channel mode
and eight 30-bit transmit words in 2-channel mode. The pattern repeats itself throughout the entire
measurement. It is assumed that every possible transmit code on RGB inputs has the same probability to occur
during typical device operation.
Table 8. Worst-Case Power-Consumption
Test Pattern 1
Word
Test Pattern:
R[7:4], R[3:0], G[7:4], G[3:0], B[7:4], B[3:0], 0, VS, HS, DE
1
0xAAAAAA5
2
0x5555555
Table 9. Worst-Case Power-Consumption
Test Pattern 2
Word
Test Pattern:
R[7:4], R[3:0], G[7:4], G[3:0], B[7:4], B[3:0], 0, VS, HS, DE
1
0x0000000
2
0xFFFFFF7
OUTPUT SKEW PULSE POSITION and JITTER PERFORMANCE
The following test patterns are used to measure the output skew pulse position and the jitter performance of the
SN65LVDS304. The jitter test pattern stresses the interconnect, particularly to test for ISI, using very long
run-lengths of consecutive bits, and incorporating very high and low data rates, maximizing switching noise.
Each pattern is self-repeating for the duration of the test.
Submit Documentation Feedback
23
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
Table 10. Transmit Jitter Test Pattern, 1-Channel Mode
Word
24
Test Pattern:
R[7:4], R[3:0], G[7:4], G[3:0], B[7:4], B[3:0], 0, VS, HS, DE
1
0x0000001
2
0x0000031
3
0x00000F1
4
0x00003F1
5
0x0000FF1
6
0x0003FF1
7
0x000FFF1
8
0x0F0F0F1
9
0x0C30C31
10
0x0842111
11
0x1C71C71
12
0x18C6311
13
0x1111111
14
0x3333331
15
0x2452413
16
0x22A2A25
17
0x5555553
18
0xDB6DB65
19
0xCCCCCC1
20
0xEEEEEE1
21
0xE739CE1
22
0xE38E381
23
0xF7BDEE1
24
0xF3CF3C1
25
0xF0F0F01
26
0xFFF0001
27
0xFFFC001
28
0xFFFF001
29
0xFFFFC01
30
0xFFFFF01
31
0xFFFFFC1
32
0xFFFFFF1
Submit Documentation Feedback
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
Table 11. Transmit Jitter Test Pattern, 2-Channel Mode
Word
Test Pattern:
R[7:4], R[3:0], G[7:4], G[3:0], B[7:4], B[3:0], 0,VS,HS,DE
1
0x0000001
2
0x000FFF3
3
0x8008001
4
0x0030037
5
0xE00E001
6
0x00FF001
7
0x007E001
8
0x003C001
9
0x0018001
10
0x1C7E381
11
0x3333331
12
0x555AAA5
13
0x6DBDB61
14
0x7777771
15
0x555AAA3
16
0xAAAAAA5
17
0x5555553
18
0xAAA5555
19
0x8888881
20
0x9242491
21
0xAAA5571
22
0xCCCCCC1
23
0xE3E1C71
24
0xFFE7FF1
25
0xFFC3FF1
26
0xFF81FF1
27
0xFE00FF1
28
0x1FF1FF1
29
0xFFCFFC3
30
0x7FF7FF1
31
0xFFF0007
32
0xFFFFFF1
Submit Documentation Feedback
25
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
TYPICAL CHARACTERISTIC CURVES
Some of the plots in this section show more than one curve representing various device pin relationships. Taken together,
they represent a working range for the tested parameter.
SUPPLY CURRENT vs TEMPERATURE
QUIESCENT SUPPLY CURRENT vs TEMPERATURE
100.0
30
2-Channel Mode, 22 MHz (VGA), F/S = 1
25
STANDBY
2-Channel Mode, 11 MHz (HVGA), F/S = 1
10.0
IDDQ - mA
IDD - mA
20
2-Channel Mode, 22 MHz (VGA), F/S = 0
15
2-Channel Mode, 11 MHz (HVGA), F/S = 0
10
1.0
POWERDOWN
5
0.1
-50
0
-50
-30
-10
10
30
Temperature - °C
50
70
90
-30
-10
10
30
50
Temperature - °C
70
90
Figure 18.
Figure 19.
SUPPLY CURRENT vs FREQUENCY, 1-CHANNEL MODE
SUPPLY CURRENT vs FREQUENCY, 2-CHANNEL MODE
40
40
35
35
30
30
2 - ChM, F/S = 1, typ pwr
2 - ChM, F/S = 1, jitter test
25
1 - ChM, F/S = 1, jitter test
IDD - mA
IDD - mA
25
20
1 - ChM,
F/S = 1,
typ pwr
1 - ChM F/S = 0, jitter test
15
20
15
10
10
2 - ChM F/S = 0, jitter test
5
5
1 - ChM, F/S = 0, typ pwr
2 - ChM, F/S = 0, typ pwr
0
0
0
5
10
f - Frequency - MHz
15
0
20
5
10
Figure 20.
20
25
30
Figure 21.
RECEIVER STROBE POSITION vs TEMPERATURE
PLL BANDWIDTH
12
450
Limit with RSKM=130 ps
400
10
350
Spec Limit 2ChM
8 Mhz: 9%
2-ChM
2-ChM 22 MHz (VVGA)
250
200
1-ChM 11 MHz (HVGA)
150
100
PLL Bandwidth - %
2-ChM
FL3G Limit
300
t(RSPOS)
15
f - Frequency - MHz
8
Spec Limits
1-Ch Mode
Spec Limits
2-Ch Mode
6
4
2
50
0
-40
-20
0
20
40
Temperature - °C
60
80
0
0
Figure 22.
26
10
20
Frequency - MHz
Figure 23.
Submit Documentation Feedback
30
40
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
TYPICAL CHARACTERISTIC CURVES (continued)
PCLK CYCLE-TO-CYCLE OUTPUT JITTER
900
800
700
1-ChM
CC Jitter - ps
600
500
400
300
200
2-ChM
100
0
0
10
20
Frequency - MHz
30
40
Figure 24.
RSKM, 1-CHANNEL MODE vs BIT RATE
2000
Receiver Strobe
Position uncertainty
1500
T(PPOS )
1000
Additional interconnect margin
RSKM - ps
500
225
Minimum desired interconnect budget
0
-225-
-500
-1000
-1500
-2000
120
170
220
270
320
370
420
dR - Mbps
Bit width
Trskm
1ChM
Trskm - Tppos
225ps
Figure 25.
Submit Documentation Feedback
27
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
TYPICAL CHARACTERISTIC CURVES (continued)
RSKM, 2-CHANNEL MODE vs BIT RATE
QVGA OUTPUT WAVEFORM
249
2000
1500
500
Time - ps
Output Voltage Amplitude - mV
Trskm - Tppos
1000
225 ps
0
225 ps
-500
Trskm - Tppos
-1000
190
Bit width
Trskm
Trskm
-2000
120
–251
170
220
270
320
dR - Mbps
370
1 ns/div
Response Over 80-inch of FR-4 + 1m Coax Cable
420
Figure 26.
Figure 27.
VGA 2-CHANNEL OUTPUT WAVEFORM
249
190
190
Output Voltage Amplitude - mV
Output Voltage Amplitude - mV
VGA 2-CHANNEL OUTPUT WAVEFORM
250
0
1-Channel Mode,
f(PCLK) = 5.5 MHz
–190
Bit width
-1500
0
2-Channel Mode,
f(PCLK) = 22 MHz
–190
0
2-Channel Mode,
f(PCLK) = 22 MHz
–190
–250
–251
500 ps/div
Response Over 8-inch FR-4 + 1m Coax Cable
500 ps/div
Response Over 80-inch FR-4 + 1m Coax Cable
Figure 28.
Figure 29.
INPUT COMMON-MODE NOISE REJECTION vs
FREQUENCY
INPUT RETURN LOSS
0.0
0.0
-2.0
-10.0
-4.0
Differential S11 - dB
CMNR - dB
-6.0
-8.0
-10.0
-12.0
-14.0
-16.0
-20.0
-30.0
-40.0
-50.0
-18.0
-20.0
0
-60.0
200 400 600 800 1000 1200 1400 1600 1800 2000
Frequency - MHz
0
Figure 30.
28
200 400 600 800 1000 1200 1400 1600 1800 2000
Frequency - MHz
Figure 31.
Submit Documentation Feedback
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
TYPICAL CHARACTERISTIC CURVES (continued)
INPUT DIFFERENTIAL CROSSTALK vs FREQUENCY
0.0
Differential Xtalk - dB
-10.0
-20.0
-30.0
-40.0
-50.0
-60.0
-70.0
-80.0
0
200 400 600 800 1000 1200 1400 1600 1800 2000
Frequency - MHz
Figure 32.
Submit Documentation Feedback
29
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
APPLICATION INFORMATION
PREVENTING INCREASED LEAKAGE CURRENTS IN CONTROL INPUTS
A floating (left open) CMOS input allows leakage currents to flow from VDD to GND. Do not leave any CMOS
input unconnected or floating. Every input must be connected to a valid logic level, VIH or VOL, while power is
supplied to VDD. This also minimizes the power consumption of standby and power-down modes.
POWER-SUPPLY DESIGN RECOMMENDATION
For a multilayer PCB, it is recommended to keep one common GND layer underneath the device and connect all
ground terminals directly to this plane.
SN65LVDS304 DECOUPLING RECOMMENDATION
The SN65LVDS304 was designed to operate reliably in a constricted environment with other digital switching
ICs. In cell phone designs, the SN65LVDS304 often shares a power supply with various other ICs. The
SN65LVDS304 can operate with power supply noise as specified in the Recommended Operating Conditions.
To minimize the power-supply noise floor, provide good decoupling near the SN65LVDS304 power pins. The
use of four ceramic capacitors (two 0.01-µF and two 0.1-µF) provides good performance. At the very least, it is
recommended to install one 0.1-µF and one 0.01-µF capacitor near the SN65LVDS304. To avoid large current
loops and trace inductance, the trace length between the decoupling capacitors and IC power input pins must be
minimized. Placing the capacitor underneath the SN65LVDS304 on the bottom of the PCB is often a good
choice.
VGA APPLICATION
Figure 33 shows a possible implementation of a standard 640 × 480 VGA display. The SN65LVDS303 interfaces
to the SN65LVDS304, which is the corresponding receiver device to deserialize the data and drive the display
driver. The pixel clock rate of 22 MHz assumes ~10% blanking overhead and 60-Hz display refresh rate. The
application assumes 24-bit color resolution. Also shown is how the application processor provides a power-down
(reset) signal for both serializer and the display driver. The signal count over the flexible printed circuit board
(FPC) could be further decreased by using the standby option on the SN65LVDS304 and pulling RXEN high
with a 30-kΩ resistor to VDD.
2 ´ 0.01 mF
1.8 V
GND
GND
D1+
D1–
330 Mbps
LS
1.8 V
Serial Port Interface
(3-Wire IF)
R[7:0]
G[7:0]
B[7:0]
HS, VS, DE
SN65LVDS304
TXEN
LS
SPI
RESET
SN65LVDS303
D1+
D1–
22 MHz
PCLK
27
LCD With VGA
Resolution
330 Mbps
CLK+
CLK–
D0+
D0–
ENABLE
R[7:0]
G[7:0]
B[7:0]
HS, VS, DE
22 MHz
Video Mode Display
Driver
SPI
PCLK
27
2.7 V
1.8 V
RXEN
D[7:0]
D[15:8]
D[23:16]
HS, VS, DE
2.7 V
CLK+
CLK–
D0+
D0–
22 MHz
Pixel CLK
2 ´ 0.1 mF
GND
2 ´ 0.01 mF
VDDx
Application
Processor
(e.g. OMAP)
GND
FPC
VDDx
GND
GND
2 ´ 0.1 mF
1.8 V
If FPC wire count is critica, replace this
connection with a pull-up resistor at RXEN
3
B0178-01
Figure 33. Typical VGA Display Application
30
Submit Documentation Feedback
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
APPLICATION INFORMATION (continued)
DUAL LCD-DISPLAY APPLICATION
The example in Figure 34 shows a possible application setup driving two video-mode displays from one
application processor. The data rate of 330 Mbps at a pixel clock rate of 5.5 MHz corresponds to a 320 × 240
QVGA resolution at 60-Hz refresh rate and 10% blanking overhead.
2.7 V
1.8 V
1.8 V
GND
GND
CLK+
CLK–
Pixel CLK
D[5:0]
D[11:6]
D[17:12]
HS, VS, DE
5.5 MHz
18 + 3
PCLK
5.5 MHz
D0+
D0–
R[5:0]
G[5:0]
B[5:0]
HS, VS, DE
330 Mbps
CLK+
CLK–
D0+
D0–
Display Driver 1
21
PCLK
PCLK
R[5:0]
G[5:0]
B[5:0]
HS, VS, DE
EN
SIN
SOUT
SCLK
SN65LVDS304
LS
TXEN
LS
SCLK
SIN
SOUT
SEL2
SEL1
SN65LVDS303
2 ´ 0.01 mF
Display Driver 2
PCLK
1.8 V
LCD with QVGA
Resolution
2.7 V
1.8 V
EN
SIN
SOUT
SCLK
LCD with QVGA
Resolution
Application
Processor
(e.g. OMAP)
2 ´ 0.1 mF
GND
RXEN
VDDx
GND
2 ´ 0.01 mF
FPC
GND
GND
VDDx
2 ´ 0.1 mF
B0179-01
Figure 34. Example Dual-QVGA Display Application
TYPICAL APPLICATION FREQUENCIES
The SN65LVDS304 supports pixel clock frequencies from 4 MHz to 30 MHz over 1 or 2 data pairs. Table 12
provides a few typical display resolution examples and shows the number of data pairs necessary to connect the
SN65LVDS304 with the display. The blanking overhead is assumed to be 20%. Often, blanking overhead is
smaller, resulting in a lower data rate. Furthermore, the examples in the table assumes a display frame refresh
rate of 60 Hz. The actual refresh rate may differ, depending on the application-processor clock implementation.
Table 12. Typical Application Data Rates and Serial Lane Usage
Display Screen
Resolution
Visible Pixel
Count
Blanking
Overhead
Display
Refresh Rate
Pixel Clock Frequency
[MHz]
176 × 220 (QCIF+)
38,720
20%
90 Hz
4.2 MHz
125 Mbps
240 × 320 (QVGA)
76,800
20%
60 Hz
5.5 MHz
166 Mbps
640 × 200
128,000
20%
60 Hz
9.2 MHz
276 Mbps
138 Mbps
352 × 416 (CIF+)
146,432
20%
60 Hz
10.5 MHz
316 Mbps
158 Mbps
352 × 440
154,880
20%
60 Hz
11.2 MHz
335 Mbps
167 Mbps
320 × 480 (HVGA)
153,600
20%
60 Hz
11.1 MHz
332 Mbps
166 Mbps
800 × 250
200,000
20%
60 Hz
14.4 MHz
432 Mbps
216 Mbps
640x320
204,800
20%
60 Hz
14.7 MHz
442 Mbps
221 Mbps
640 × 480 (VGA)
307,200
20%
60 Hz
22.1 MHz
332 Mbps
1024 × 320
327,680
20%
60 Hz
23.6 MHz
354 Mbps
854 × 480 (WVGA)
409,920
20%
60 Hz
29.5 MHz
443 Mbps
Submit Documentation Feedback
Serial Data Rate Per Pair
1-ChM
2-ChM
31
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
CALCULATION EXAMPLE: HVGA DISPLAY
Display resolution:
320 x 480
Frame refresh rate:
58.4 Hz
Vertical visible pixels:
480 lines
Vertical front porch:
20 lines
Vertical sync:
5 lines
Vertical back porch:
3 lines
Horizontal visible pixels:
320 columns
Horizontal front porch:
10 columns
Horizontal sync:
5 columns
Horizontal back porch:
3 columns
Hsync =5
HBP
The following calculation shows an example for a half-VGA display with the following parameters:
Visible area = 480 column
Vsync =5
VBP =3
Visible area
=320 lines
VFP=10
Visible area
Entire Display
Figure 35. HVGA Display
Calculation of the total number of pixel and blanking overhead:
Visible area pixel count:
480 × 320 = 153600 pixel
Total frame pixel count:
(480 + 20 + 5 + 3) × (320 + 10 + 5 + 3) = 173,304 pixels
Blanking overhead:
(173304 – 153600) ÷ 153600 = 12.8 %
The application requires the following serial-link parameters:
Pixel clock frequency:
173,304 × 58.4 Hz = 10.1 MHz
Serial data rate:
1-channel mode: 10.4 MHz × 30 bits/channel = 304 Mbps
2-channel mode: 10.4 MHz × 15 bits/channel = 152 Mbps
32
Submit Documentation Feedback
HFP=20
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
HOW TO DETERMINE INTERCONNECT SKEW AND JITTER BUDGET
Designing a reliable data link requires examining the interconnect skew and jitter budget. The sum of all
transmitter, PCB, connector, FPC, and receiver uncertainties must be smaller than the available serial bit time.
The highest pixel clock frequency defines the available serial bit time. The transmitter timing uncertainty is
defined by tPPOS in the transmitter data sheet. For a bit-error-rate target of ≤ 10–12, the measurement duration for
tPPOS is ≥ 1012. The SN65LVDS304 receiver can tolerate a maximum timing uncertainty defined by tRSKM. The
interconnect budget is calculated by:
tinterconnect = tRSKM– tPPOS
Example:
fPCLK(max) = 23 MHz (VGA display resolution, 60 Hz)
Transmission mode: 2-ChM; tPPOS(SN65LVDS303) = 330 ps
Target bit error rate: 10–12
tRSKM(SN65LVDS304) = 1/(2 × 15 × fPCLK) – 480 ps = 969 ps
The interconnect budget for cable skew and ISI must be smaller than:
tinterconnect = tRSKM– tPPOS = 639 ps
Ideal TPPosn data transition
Data Period /2
D0, D1
TPPosn(min)
TPPosn(max)
Ideal receiver strobe position
RSKM
RSKM
RX internal sampling clock
Tppos: Transmitter output pulse position (min and max)
RSKM: Receiver Skew Margin
TPPosx(max) -TPPosx(min) = TJ TXPLL(non-trackable) + tTXskew + tTXDJ
RSKM = SKEW PCB + XTALK PCB + ISIPCB
TJ TXPLL(non-trackable): non-trackable TX PLL jitter; this jitter is the integration
> f (BWRX);
of total jitter above the receiver PLL bandwidth ; TJ TXPLL
TJ=RJ[ps-rms]*14 + DJ[ps]
t TXskew
: transmitter output skew (skew between CLK and data)
SKEW
XTALK
Intersymbol Interference ISI)
RSPosn: Receiver input strobe position (min and max)
RSPosn(max) - RSPosn(min) = SkewRX + S&HRX + TJ (RXPLL(non-trackable)
PCB : PCB induced Skew (trace + connector);
: PCB induced cross-talk;
PCB
ISI PCB: Inter-symbol interference of PCB; is
dependent on interconnect frequency loss; may be
zero for short interconnects.
t TXIDJTransmitter Deterministic JItter of TX output stage (includes TX
RSPosn (max)
RSPosn (min)
Skew RX: Receiver input skew (skew between CLK and Dx input)
S&H RX: Receiver input latch Sample & Hold uncertainty
TJ (RXPLL(non-trackable) : Intrinsic RX PLL jitter above RX PLL bandwidth; PLL
TJ >
f(BW RX ); TJ=RJ[ps-rms]*14 + DJ[ps]
T0165-01
Figure 36. Jitter Budget
Submit Documentation Feedback
33
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
F/S-PIN SETTING AND CONNECTING THE SN65LVDS304 TO AN LCD DRIVER
NOTE:
Receiver PLL tracking: To maximize the design margin for the interconnect, good
RX PLL tracking of the TX PLL is important. FlatLink3G requires the RX PLL to have
a bandwidth higher than the bandwidth of the TX PLL. The SN65LVDS304 PLL
design is optimized to track the SN65LVDS303 PLL particularly well, thus providing a
very large receiver skew margin. A FlatLink3G-compliant link must provide at least
±225 ppm of receiver skew margin for the interconnect.
It is important to understand the tradeoff between power consumption, EMI, and maximum speed when selecting
the F/S signal. It is beneficial to choose the slowest rise time possible to minimize EMI and power consumption.
Unfortunately a slower rise time also reduces the timing margin left for the LCD driver. Hence, it is necessary to
calculate the timing margin to select the correct F/S pin setting.
The output rise time depends on the output driver strength and the output load. An LCD driver typical capacitive
load is assumed with ~10 pF. The higher the capacitive load, the slower is the rise time. Rise time of the
SN65LVDS304 is measured as the time duration it takes the output voltage to rise from 20% of VDD to 80% of
VDD, and fall time is defined as the time for the output voltage to transition from 80% of VDD down to 20% of VDD.
Within one mode of operation and one F/S pin setting, the rise time of the output stage is fixed and does not
adjust to the pixel frequency. Due to the short bit time at very fast pixel clock speeds and the real capacitive load
of the display driver, the output amplitude might not reach VDD and GND saturation fully. To ensure sufficient
signal swing and verify the design margin, it becomes necessary to determine that the output amplitude under
any circumstance reaches the display driver’s input stage logic threshold (usually 30% and 70% of VDD).
Figure 37 shows a worst-case rise time simulation assuming an LCD driver load of 16 pF at VGA display
resolution. PCLK is the fastest-switching output. With F/S set to GND (Figure 37-a), the PCLK output voltage
amplitude is significantly reduced. The voltage amplitude of the output data RGB[7:0], VS, HS, and DE shows
less amplitude attenuation because these outputs carry random data patterns and toggle at half of the PCLK
frequency or less. It is necessary to determine the timing margin between the SN65LVDS304 output and LCD
driver input.
RX rise/fall time
Application: VGA (2-channel mode); F/S set to GND; Display driver load ~16 pF
RX rise/fall time
Application: VGA (2-channel mode); F/S set to VDD; Display driver load ~16 pF
2.0V
2.0V
1.8V
1.8V
1.6V
1.6V
1.4V
1.4V
1.2V
VOD
VOD
1.2V
(
1.0V
0.8V
0.6V
0.6V
0.4V
0.4V
0.2V
0.2V
0.0V
100ns
150ns
200ns
250ns
300ns
350ns
clk 22 MHz, F/S=1, CL=16 pF
400ns
450ns
500ns
550ns
600ns
The data signal has a slower maximum switching
frequency, and therefore drives a larger amplitude
than the clock signal
1.0V
0.8V
0.0V
100ns
150ns
200ns
250ns
300ns
350ns
clk 22 MHz, F/S=0, CL=16 pF
data 22 Mbps, F/S=1, CL=16 pF
400ns
450ns
500ns
data 22 Mbps, F/S=0, CL=16 pF
(b)
(a)
Figure 37. Output Amplitude as a Function of Output Toggling Frequency,
Capacitive Load, and F/S Setting
34
Submit Documentation Feedback
550ns
600ns
SN65LVDS304
www.ti.com
SLLS764 – SEPTEMBER 2006
HOW TO DETERMINE THE LCD DRIVER TIMING MARGIN
To determine the timing margin, it is necessary to specify the frequency of operation, identify the setup and hold
times of the LCD driver, and specify the output load of the SN65LVDS304 as a combination of the LCD driver
input parasitics plus any capacitance caused by the connecting PCB trace. Furthermore, the setting of pin F/S
and the SN65LVDS304 output skew impact the margin. The total remaining design margin calculates as follows:
t rise(max) C LOAD
1
t DM +
* t DUTP(max_error) *
* Ťt OSKŤ
2 ƒ PCLK
10 pF
(3)
where:
tDM – Design margin
fPCLK – Pixel clock frequency
tDUTP(max_error) – maximum duty cycle error
trise(max) – maximum rise or fall time; see tR/F under switching characteristics
CL – parasitic capacitance (sum of LCD driver input parasitics + connecting PCB trace)
tskew – clock to data output skew SN65LVDS304
Example:
At a pixel clock frequeny of 5.5MHz (QVGA), and an assumed LCD driver load of 15 pF, the remaining timing
margin is:
Ť
Ť
t
(max) * 50
t DUTP(max_error) + DUTP
100%
t DM +
2
1
* 9ns *
5.5MHz
t PCLK + 5%
100%
16ns (FńS+GND)
10pF
1
+ 9.1ns
5.5MHz
15pF
* 500ps + 57.3ns
As long as the setup and hold times of the LCD driver are each less than 57 ns, the timing budget is met
sufficiently.
Submit Documentation Feedback
35
PACKAGE OPTION ADDENDUM
www.ti.com
3-Oct-2006
PACKAGING INFORMATION
Orderable Device
Status (1)
SN65LVDS304ZQER
ACTIVE
Package
Type
BGA MI
CROSTA
R JUNI
OR
Package
Drawing
ZQE
Pins Package Eco Plan (2)
Qty
80
2500 Green (RoHS &
no Sb/Br)
Lead/Ball Finish
SNAGCU
MSL Peak Temp (3)
Level-3-260C-168 HR
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Low Power Wireless www.ti.com/lpw
Mailing Address:
Telephony
www.ti.com/telephony
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright  2006, Texas Instruments Incorporated