NTMS4807N Power MOSFET 30 V, 14.8 A, N-Channel, SO-8 Features •Low RDS(on) to Minimize Conduction Losses •Low Capacitance to Minimize Driver Losses •Optimized Gate Charge to Minimize Switching Losses •This is a Pb-Free Device http://onsemi.com V(BR)DSS Applications •Disk Drives •DC-DC Converters •Printers RDS(ON) MAX 6.1 mW @ 10 V 30 V 14.8 A 7.5 mW @ 4.5 V N-Channel MAXIMUM RATINGS (TJ = 25°C unless otherwise stated) Parameter Drain-to-Source Voltage Gate-to-Source Voltage Symbol Value Unit VDSS 30 V VGS ±20 V ID 12.2 A Continuous Drain Current RqJA (Note 1) TA = 25°C Power Dissipation RqJA (Note 1) TA = 25°C PD 1.55 W Continuous Drain Current RqJA (Note 2) TA = 25°C ID 9.1 A Power Dissipation RqJA (Note 2) TA = 70°C Steady State TA = 70°C TA = 25°C D G 9.8 S MARKING DIAGRAM/ PIN ASSIGNMENT 7.3 PD 0.86 W 1 TA = 25°C ID Power Dissipation RqJA, t v 10 s(Note 1) TA = 25°C PD 2.3 W TA = 25°C, tp = 10 ms IDM 50 A TJ, Tstg -55 to 150 °C IS 2.9 A EAS 98 mJ 260 °C TA = 70°C Operating Junction and Storage Temperature A 11.8 Source Current (Body Diode) Single Pulse Drain-to-Source Avalanche Energy (TJ = 25°C, VDD = 30 V, VGS = 10 V, IL = 14 Apk, L = 1.0 mH, RG = 25 W) 14.8 8 Drain Drain Drain Drain Top View 4807N = Device Code A = Assembly Location Y = Year WW = Work Week G = Pb-Free Package (Note: Microdot may be in either location) ORDERING INFORMATION Lead Temperature for Soldering Purposes (1/8″ from case for 10 s) TL Device NTMS4807NR2G THERMAL RESISTANCE MAXIMUM RATINGS Parameter SO-8 CASE 751 STYLE 12 Source Source Source Gate 4807N AYWWG G 1 Continuous Drain Current RqJA, t v 10 s (Note 1) Pulsed Drain Current ID MAX Symbol Value Unit Junction-to-Ambient – Steady State (Note 1) RqJA 80.5 °C/W Junction-to-Ambient – t v 10 s (Note 1) RqJA 54.9 Junction-to-Foot (Drain) RqJF 19.5 Junction-to-Ambient – Steady State (Note 2) RqJA 145 Package Shipping† SO-8 (Pb-Free) 2500/Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D. Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Surfacemounted on FR4 board using 1 in sq pad size. 2. Surfacemounted on FR4 board using the minimum recommended pad size. © Semiconductor Components Industries, LLC, 2007 December, 2007 - Rev. 0 1 Publication Order Number: NTMS4807N/D NTMS4807N ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise specified) Parameter Symbol Test Condition Min Drain-to-Source Breakdown Voltage V(BR)DSS VGS = 0 V, ID = 250 mA 30 Drain-to-Source Breakdown Voltage Temperature Coefficient V(BR)DSS/TJ Typ Max Unit OFF CHARACTERISTICS Zero Gate Voltage Drain Current IDSS 29 VGS = 0 V, VDS = 24 V mV/°C TJ = 25°C 1.0 TJ = 100°C 10 IGSS VDS = 0 V, VGS = ±20 V VGS(TH) VGS = VDS, ID = 250 mA Gate-to-Source Leakage Current V ±100 mA nA ON CHARACTERISTICS (Note 3) Gate Threshold Voltage 1.5 3.0 VGS(TH)/TJ Drain-to-Source On Resistance RDS(on) VGS = 10 V, ID = 14.8 A 5.1 6.1 VGS = 4.5 V, ID = 12 A 6.5 7.5 gFS VDS = 1.5 V, ID = 14.8 A 16 S 2900 pF Forward Transconductance 6.0 V Negative Threshold Temperature Coefficient mV/°C mW CHARGES, CAPACITANCES AND GATE RESISTANCE Input Capacitance Ciss Output Capacitance Coss Reverse Transfer Capacitance Crss VGS = 0 V, f = 1.0 MHz, VDS = 24 V 562 307 Total Gate Charge QG(TOT) 24 Threshold Gate Charge QG(TH) 3.4 Gate-to-Source Charge QGS Gate-to-Drain Charge QGD Total Gate Charge QG(TOT) VGS = 4.5 V, VDS = 15 V, ID = 14.8 A nC 7.7 10.4 VGS = 10 V, VDS = 15 V, ID = 14.8 A 46 nC td(on) 14 ns tr VGS = 10 V, VDS = 15 V, ID = 1.0 A, RG = 6.0 W 6.5 SWITCHING CHARACTERISTICS (Note 4) Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time td(off) tf 47 17 DRAIN-SOURCE DIODE CHARACTERISTICS Forward Diode Voltage Reverse Recovery Time VSD VGS = 0 V, IS = 2.9 A TJ = 25°C 0.75 TJ = 125°C 0.58 tRR 30 Charge Time ta 15 Discharge Time tb Reverse Recovery Charge VGS = 0 V, dIS/dt = 100 A/ms, IS = 2.9 A QRR 1.0 V ns 15 23 nC PACKAGE PARASITIC VALUES LS TA = 25°C 0.66 nH Drain Inductance LD TA = 25°C 0.20 nH Gate Inductance LG TA = 25°C 1.5 nH Gate Resistance RG TA = 25°C 0.9 Source Inductance 3. Pulse Test: pulse width = 300 ms, duty cycle v 2%. 4. Switching characteristics are independent of operating junction temperatures. http://onsemi.com 2 1.4 W NTMS4807N TYPICAL PERFORMANCE CURVES 30 5V 4.5 V 4V VDS ≥ 10 V ID, DRAIN CURRENT (AMPS) 30 TJ = 25°C 3.5 V 25 20 3.3 V 15 10 5 0 RDS(on), DRAIN-TO-SOURCE RESISTANCE (W) 3.1 V 2.5 V 0 0.5 1.0 1.5 2.7 V 2.0 2.9 V 2.5 20 15 10 5 TJ = 25°C 3.0 1 2 3 4 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) VGS, GATE-TO-SOURCE VOLTAGE (VOLTS) Figure 1. On-Region Characteristics Figure 2. Transfer Characteristics TJ = 25°C ID = 12.2 A 0.0375 0.0325 0.0275 0.0225 0.0175 0.0125 0.0075 2 4 6 8 10 VGS, GATE-TO-SOURCE VOLTAGE (VOLTS) 0.02 1.6 TJ = 25°C 0.0175 0.015 0.0125 VGS = 4 V 0.01 0.0075 0.005 VGS = 10 V 0.0025 0 5 10 15 20 25 30 ID, DRAIN CURRENT (AMPS) Figure 4. On-Resistance vs. Drain Current and Gate Voltage Figure 3. On-Resistance vs. Gate-to-Source Voltage 1000000 VGS = 0 V ID = 12.2 A VGS = 10 V 1.4 100000 IDSS, LEAKAGE (nA) RDS(on), DRAIN-TO-SOURCE RESISTANCE (NORMALIZED) TJ = 100°C TJ = -55°C 0.0425 0.0025 25 0 RDS(on), DRAIN-TO-SOURCE RESISTANCE (W) ID, DRAIN CURRENT (AMPS) 35 1.2 1.0 TJ = 150°C 10000 TJ = 100°C 1000 0.8 0.6 -50 100 -25 0 25 50 75 100 125 150 3 6 9 12 15 18 21 24 27 TJ, JUNCTION TEMPERATURE (°C) VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 5. On-Resistance Variation with Temperature Figure 6. Drain-to-Source Leakage Current vs. Voltage http://onsemi.com 3 30 NTMS4807N TYPICAL PERFORMANCE CURVES VGS, GATE-TO-SOURCE VOLTAGE (VOLTS) TJ = 25°C Ciss C, CAPACITANCE (pF) 3500 VGS = 0 V 2800 2100 1400 Coss 700 Crss 0 0 5 10 15 20 25 DRAIN-TO-SOURCE VOLTAGE (VOLTS) QT 9 VDS 8 7 12 6 5 QGS 4 4 ID = 14.8 A TJ = 25°C 1 0 5 45 0 50 IS, SOURCE CURRENT (AMPS) 6 VDD = 24 V ID = 6.1 A VGS = 10 V td(off) tf t, TIME (ns) 10 15 20 25 30 35 40 QG, TOTAL GATE CHARGE (nC) Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge 1000 100 tr td(on) 1 10 4 3 2 1 0.5 0.6 0.7 0.8 Figure 9. Resistive Switching Time Variation vs. Gate Resistance Figure 10. Diode Forward Voltage vs. Current 100 ms 1 ms 1 10 ms VGS = 20 V SINGLE PULSE TC = 25°C RDS(on) LIMIT THERMAL LIMIT PACKAGE LIMIT 1 dc 10 100 EAS, SINGLE PULSE DRAIN-TO-SOURCE AVALANCHE ENERGY (mJ) VSD, SOURCE-TO-DRAIN VOLTAGE (VOLTS) 10 0.01 0.1 VGS = 0 V TJ = 25°C RG, GATE RESISTANCE (OHMS) 10 ms 0.1 5 0 0.4 100 100 ID, DRAIN CURRENT (AMPS) 8 2 Figure 7. Capacitance Variation 10 QGD 3 0 30 16 VGS VDS , DRAIN-TO-SOURCE VOLTAGE (VOLTS) 20 10 4200 100 ID = 14 A 75 50 25 0 25 VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) Figure 11. Maximum Rated Forward Biased Safe Operating Area 125 50 75 100 TJ, STARTING JUNCTION TEMPERATURE (°C) Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature http://onsemi.com 4 150 NTMS4807N PACKAGE DIMENSIONS SOIC-8 CASE 751-07 ISSUE AJ NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07. -XA 8 5 S B 0.25 (0.010) M Y M 1 4 K -YG C N X 45 _ DIM A B C D G H J K M N S SEATING PLANE -Z- 0.10 (0.004) H M D 0.25 (0.010) M Z Y S X J S SOLDERING FOOTPRINT* INCHES MIN MAX 0.189 0.197 0.150 0.157 0.053 0.069 0.013 0.020 0.050 BSC 0.004 0.010 0.007 0.010 0.016 0.050 0 _ 8 _ 0.010 0.020 0.228 0.244 STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 1.52 0.060 7.0 0.275 MILLIMETERS MIN MAX 4.80 5.00 3.80 4.00 1.35 1.75 0.33 0.51 1.27 BSC 0.10 0.25 0.19 0.25 0.40 1.27 0_ 8_ 0.25 0.50 5.80 6.20 4.0 0.155 0.6 0.024 1.270 0.050 SCALE 6:1 mm Ǔ ǒinches *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 http://onsemi.com 5 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NTMS4807N/D