ONSEMI NCV8665DS50R4G

NCV8665
150 mA Very Low Iq Low
Dropout Linear Regulator
with Reset and Delay Reset
The NCV8665 is a precision 5.0 V fixed output, low dropout
integrated voltage regulator with an output current capability of
150 mA. Careful management of light load current consumption,
combined with a low leakage process, achieve a typical quiescent
ground current of 30 mA.
NCV8665 is pin for pin compatible with the NCV8675 and the
NCV4275 and it could replace this part when lower output current,
and very low quiescent current is required.
The output voltage is accurate within ±2.0%, and maximum dropout
voltage is 600 mV at full rated load current.
It is internally protected against 45 V input transients, input supply
reversal, output overcurrent faults, and excess die temperature. No
external components are required to enable these features.
http://onsemi.com
MARKING
DIAGRAMS
1
D2PAK
5−PIN
DS SUFFIX
CASE 936A
5
•
•
5 V Fixed Output (3.3 V and 2.5 V Versions are Also Available)
±2.0% Output Accuracy, Over Full Temperature Range
40 mA Maximum Quiescent Current at IOUT = 100 mA
600 mV Maximum Dropout Voltage at 150 mA Load Current
Wide Input Voltage Operating Range of 5.5 V to 45 V
Internal Fault Protection
♦ −42 V Reverse Voltage
♦ Short Circuit
♦ Thermal Overload
NCV Prefix for Automotive and Other Applications Requiring Site
and Control Changes
These are Pb−Free Devices
VIN
VOUT
Error
Amplifier
Bandgap
Reference
Current Limit and
Saturation Sense
+
−
Thermal
Shutdown
AWLYWWG
1
Features
•
•
•
•
•
•
V665−50G
SOIC−8
D SUFFIX
CASE 751
8
1
8
V6655
ALYWX
G
1
A
WL, L
Y
WW, W
G or G
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Lead Free Indicator
PIN CONNECTIONS
D2PAK
Pin
SOIC−8
1. VIN
Pin
2. RO
Tab,
3. GND*
4. D
5. VOUT
* Tab is connected to Pin 3
1. VIN
2. RO
3. D
4. VOUT
5−8. GND
ORDERING INFORMATION
Reset
Generator
D
See detailed ordering and shipping information in the
dimensions section on page 9 of this data sheet.
GND
RO
Figure 1. Block Diagram
© Semiconductor Components Industries, LLC, 2008
September, 2008 − Rev. 1
1
Publication Order Number:
NCV8665/D
NCV8665
PIN DESCRIPTIONS
Symbol
Function
VIN
Unregulated input voltage; 5.5 V to 45 V; Battery Input Voltage. Bypass to GND with a 0.1 mF ceramic capacitor.
RO
Reset Output; open collector active Reset (Accurate when VOUT > 1.0 V)
GND
D
VOUT
Ground; Pin 3 internally connected to Tab
Reset Delay; timing capacitor to GND for Reset Delay function
Output; ±2.0%, 150 mA. 10 mF, ESR < 16 W
ABSOLUTE MAXIMUM RATINGS
Pin Symbol, Parameter
Symbol
Min
Max
Unit
VIN
−42
+45
V
VOUT, DC Voltage
VOUT
−0.3
+16
V
Reset Output Voltage
VRO
−0.3
25
V
Reset Output Current
IRO
−5.0
5.0
mA
Reset Delay Voltage
VD
−0.3
7.0
V
Reset Delay Current
ID
−2.0
2.0
mA
Storage Temperature
TSTG
−55
+150
°C
ESD Capability, Human body Model (Note 1)
VESDHB
4000
V
ESD Capability, Machine Model (Note 1)
VESDMM
200
V
VIN, DC Input Voltage
Moisture Sensitivity Level
MSL
1
−
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. This device series incorporates ESD protection and is tested by the following methods:
ESD Human Body Model (HBM) tested per AEC−Q100−002 (EIA/JESD22−A 114C)
ESD Machine Model (MM) tested per AEC−Q100−003 (EIA/JESD22−A 115C)
2. Latchup Current Maximum Rating: ≤ 100 mA per JEDEC standard: JESD78.
OPERATING RANGE
Pin Symbol, Parameter
Symbol
Min
Max
Unit
Input Voltage Operating Range
VIN
5.5
45
V
Junction Temperature
TJ
−40
150
°C
Symbol
Min
Max
Unit
THERMAL RESISTANCE
Parameter
Junction to Ambient (Note 3)
D2PAK
RqJA
−
85.4
Junction to Case (Note 3)
D2PAK
RqJC
−
6.8
Junction to Ambient (Note 4)
SOIC−8
RqJA
−
138
Junction to Lead 6 (Note 4)
SOIC−8
YqJL6
−
21
mounted on a 35x35x1mm FR4 PCB with a single layer of 100 mm2 of 1 oz copper heat spreading area.
mounted on a 35x35x1mm FR4 PCB with a single layer of 100 mm2 of 1 oz copper heat spreading area including
3. As
4. As
to the leads.
°C/W
traces directly connected
Pb SOLDERING TEMPERATURE AND MSL
Parameter
Symbol
Min
Max
Unit
Lead Temperature Soldering Reflow (SMD styles only), Pb−Free (Note 5)
Tsld
−
265 pk
°C
MSL, 8−Lead EP, LS Temperature 260°C
MSL
5. This device series incorporates ESD protection and exceeds the following ratings:
Human Body Model (HBM) 2.0 kV per JEDEC standard: JESD22–A114.
Machine Model (MM) 200 V per JEDEC standard: JESD22–A115.
http://onsemi.com
2
1
−
NCV8665
ELECTRICAL CHARACTERISTICS VIN = 13.5 V, TJ = −40°C to +150°C, unless otherwise specified
Parameter
Symbol
Test Conditions
Min
Typ
Max
Unit
OUTPUT
Output Voltage
VOUT
0.1 mA IOUT 150 mA (Note 6)
6 V VIN 28 V
4.900
5.000
5.100
V
Output Voltage
VOUT
0 mA IOUT 150 mA
5.5 V VIN 28 V
−40_C TJ 125_C
4.900
5.000
5.100
V
Line Regulation
DVOUT
versus VIN
IOUT = 5 mA
8 V VIN 32 V
−25
5
+25
mV
Load Regulation
DVOUT
Vs. IOUT
1 mA IOUT 150 mA (Note 6)
−35
5
+35
mV
Dropout Voltage
VIN − VOUT
IOUT = 100 mA (Notes 6 and 7)
IOUT = 150 mA (Notes 6 and 7)
200
250
500
600
mV
IOUT = 100mA
TJ = 25°C
TJ = −40°C to +85°C
30
30
34
40
3.5
19
Quiescent Current
Iq
Active Ground Current
IG(ON)
IOUT = 50 mA (Note 6)
IOUT = 150 mA (Note 6)
1.8
12
Power Supply Rejection
PSRR
VRIPPLE = 0.5 VPP, F = 100 Hz
69
Output Capacitor for Stability
COUT
ESR
IOUT = 0.1 mA to 150 mA
Reset Switching Threshold
VOUT,rt
−
4.50
Reset Output Low Voltage
VROL
RExt > 5.0 k, VOUT > 1.0 V
−
Reset Output Leakage Current
IROH
VROH = 5.0 V
Reset Charging Current
ID,C
Upper Timing Threshold
10
mA
mA
%/V
16
mF
W
4.65
4.80
V
0.20
0.40
V
−
0
10
mA
VD = 1.0 V
2.0
4.0
6.5
mA
VDU
−
1.2
1.3
1.4
V
Reset Delay Time
trd
CD = 47 nF
10
16
22
ms
Reset Reaction Time
trr
CD = 47 nF
1.5
4.0
ms
RESET TIMING D AND OUTPUT RO
PROTECTION
Current Limit
IOUT(LIM)
VOUT = 4.5 V (Note 6)
150
500
mA
Short Circuit Current Limit
IOUT(SC)
VOUT = 0 V (Note 6)
100
500
mA
(Note 8)
150
200
°C
Thermal shutdown threshold
TTSD
6. Use pulse loading to limit power dissipation.
7. Dropout voltage = (VIN – VOUT), measured when the output voltage has dropped 100 mV relative to the nominal value obtained with
VIN = 13.5 V.
8. Not tested in production. Limits are guaranteed by design.
http://onsemi.com
3
NCV8665
VIN
IN
CIN
100 nF
5
COUT
10 mF
ID
CD
47 nF
1
IOUT
OUT
D
RO
4
2
3
GND
Iq
Figure 2. Application Circuit
http://onsemi.com
4
IRO
VOUT
RRO
5.0 kW
VRO
NCV8665
TYPICAL CHARACTERISTIC CURVES
0.45
6
5
125°C
0.35
0.3
OUTPUT VOLTAGE (V)
DROPOUT VOLTAGE (V)
0.4
25°C
0.25
0.2
−40°C
0.15
0.1
0.05
50
100
150
200
1
0
10
20
30
40
50
LOAD CURRENT (mA)
INPUT VOLTAGE (V)
Figure 3. NCV8665 Dropout Voltage vs. Load
Current
Figure 4. NCV8665 Input Voltage vs. Output
Voltage (Full Range)
6
18
16
5
Unstable Region
14
4
Stable Region
12
ESR (W)
OUTPUT VOLTAGE (V)
2
0
0
3
2
10
8
6
4
1
0
2
4
6
8
Vin = 13.5 V
CLOAD 10 mF
2
Load = 5 mA
0
0
10
50
100
OUTPUT LOAD (mA)
Figure 5. NCV8665 Input Voltage vs. Output
Voltage (Low Voltage)
Figure 6. NCV8665 Stability Curve
10
0.5
9
0.45
125°C
8
7
25°C
6
−40°C
5
4
3
2
1
Vin = 13.5 V
125°C
25°C
0.4
0.35
−40°C
0.3
0.25
0.2
0.15
0.1
0.05
Vin = 13.5 V
0
0
0
150
INPUT VOLTAGE (V)
QUIESCENT CURRENT (mA)
QUIESCENT CURRENT (mA)
3
Load = 5 mA
0
0
4
50
100
150
200
0
5
10
15
20
25
LOAD CURRENT (mA)
LOAD CURRENT (mA)
Figure 7. NCV8665 Quiescent Current vs. Load
Current (Full Range)
Figure 8. NCV8665 Quiescent Current vs. Load
Current (Light Load)
http://onsemi.com
5
NCV8665
0.05
10
0.045
9
QUIESCENT CURRENT (mA)
QUIESCENT CURRENT (mA)
TYPICAL CHARACTERISTIC CURVES
0.04
0.035
0.03
0.025
0.02
0.015
0.01
Vin = 13.5 V
LOAD = 100 mA
0.005
0
−50
0
50
100
LOAD = 50 mA
8
7
6
5
4
3
2
1
150
0
0
10
20
30
40
50
TEMPERATURE (°C)
INPUT VOLTAGE
Figure 9. NCV8665 Quiescent Current vs.
Temperature
Figure 10. NCV8665 Quiescent Current vs.
Input Voltage
http://onsemi.com
6
NCV8665
Circuit Description
Tantalum, aluminum electrolytic, film, or ceramic
capacitors are all acceptable solutions, however attention
must be paid to ESR constraints. The aluminum electrolytic
capacitor is the least expensive solution, but, if the circuit
operates at low temperatures (−25°C to −40°C), both the
capacitance and ESR of the capacitor will vary considerably.
The capacitor manufacturer’s data sheet usually provides
this information. The value for the output capacitor COUT
shown in Figure 2, Application Circuit, should work for
most applications; however, it is not necessarily the
optimized solution.
The NCV8665 is an integrated low dropout regulator that
provides 5.0 V, 150 mA protected output and a signal for
power on reset. The regulation is provided by a PNP pass
transistor controlled by an error amplifier with a bandgap
reference, which gives it the lowest possible drop out
voltage and best possible temperature stability. The output
current capability is 150 mA, and the base drive quiescent
current is controlled to prevent over saturation when the
input voltage is low or when the output is overloaded. The
regulator is protected by both current limit and thermal
shutdown. Thermal shutdown occurs above 150°C to
protect the IC during overloads and extreme ambient
temperatures. The delay time for the reset output is
adjustable by selection of the timing capacitor. See Figure 2,
Application Circuit, for circuit element nomenclature
illustration.
Reset Output
The reset output is used as the power on indicator to the
microcontroller. This signal indicates when the output
voltage is suitable for reliable operation of the controller. It
pulls low when the output is not considered to be ready. RO
is pulled up to VOUT by an external resistor, typically 5.0 kW
in value. The input and output conditions that control the
Reset Output and the relative timing are illustrated in
Figure 11, Reset Timing. Output voltage regulation must be
maintained for the delay time before the reset output signals
a valid condition. The delay for the reset output is defined as
the amount of time it takes the timing capacitor on the delay
pin to charge from a residual voltage of 0 V to the upper
timing threshold voltage VDU of 1.8 V. The charging current
for this is ID of 5.5 mA. By using typical IC parameters with
a 47 nF capacitor on the D Pin, the following time delay is
derived:
tRD = CD * VDU / ID
tRD = 47 nF * (1.8 V) / 5.5 mA = 15.4 ms
Other time delays can be obtained by changing the CD
capacitor value.
Regulator
The error amplifier compares the reference voltage to a
sample of the output voltage (VOUT) and drives the base of
a PNP series pass transistor by a buffer. The reference is a
bandgap design to give it a temperature−stable output.
Saturation control of the PNP is a function of the load current
and input voltage. Oversaturation of the output power
device is prevented, and quiescent current in the ground pin
is minimized.
Regulator Stability Considerations
The input capacitor (CIN) is necessary to stabilize the
input impedance to avoid voltage line influences. The output
capacitor helps determine three main characteristics of a
linear regulator: startup delay, load transient response and
loop stability. The capacitor value and type should be based
on cost, availability, size and temperature constraints.
http://onsemi.com
7
NCV8665
VI
t
< Reset Reaction Time
VQ
VQ,rt
t
Reset Charge Current
dVD
dt
CD
VD
Upper Timing Threshold VDU
Lower Timing Threshold VDL
t
Reset
Delay Time
VRO
Reset
Reaction
Time
t
Power−on−Reset
Thermal
Shutdown
Voltage Dip
at Input
Undervoltage
Secondary
Spike
Overload
at Output
Figure 11. Reset Timing
Calculating Power Dissipation
in a Single Output Linear Regulator
In some cases, none of the packages will be sufficient to
dissipate the heat generated by the IC, and an external
heatsink will be required.
The maximum power dissipation for a single output
regulator (Figure 12) is:
PD(max) [VI(max) VQ(min)] IQ(max)
VI
VI(max)Iq
where
is the maximum input
VI(max)
voltage,
VQ(min)
is the minimum output
voltage,
IQ(max)
is the maximum output
current for the application,
Iq
is the quiescent current the regulator consumes
at IQ(max).
Once the value of PD(max) is known, the maximum
permissible value of RqJA can be calculated:
T
RqJA 150C A
PD
IQ
II
(1)
SMART
REGULATOR®
VQ
} Control
Features
Iq
Figure 12. Single Output Regulator with Key
Performance Parameters Labeled
Heatsinks
A heatsink effectively increases the surface area of the
package to improve the flow of heat away from the IC and
into the surrounding air.
Each material in the heat flow path between the IC and the
outside environment will have a thermal resistance. Like
series electrical resistances, these resistances are summed to
determine the value of RqJA:
(2)
The value of RqJA can then be compared with those in the
package section of the data sheet. Those packages with
RqJA’s less than the calculated value in Equation NO TAG
will keep the die temperature below 150°C.
RqJA RqJC RqCS RqSA
http://onsemi.com
8
(3)
NCV8665
functions of the package type, heatsink and the interface
between them. These values appear in heatsink data sheets
of heatsink manufacturers.
Thermal, mounting, and heatsinking considerations are
discussed in the ON Semiconductor application note
AN1040/D.
where
160
1000
140
SOIC−8 2 oz
100
80
D2PAK
10
60
1
40
20
SOIC−8
100
SOIC−8 1 oz
120
R(t), (°C/W)
THERMAL RESISTANCE JUNCTION−TO−AIR
(°C/W)
RqJC is the junction−to−case thermal resistance,
RqCS is the case−to−heatsink thermal resistance,
RqSA is the heatsink−to−ambient thermal resistance.
RqJC appears in the package section of the data sheet. Like
RqJA, it too is a function of package type. RqCS and RqSA are
D2PAK 1 oz
Single Pulse
D2PAK 2 oz
0
100
200
300
400
500
600
700
800
900
0.1
0.000001
0.0001
0.01
1
100
COPPER AREA (mm2)
PULSE TIME (sec)
Figure 13. Thermal Resistance vs. PCB Area
Figure 14. NCV8675 @ PCB Cu Area 100 mm2
PCB Cu thk 1 oz
ORDERING INFORMATION
Package
Shipping†
NCV8665DS50G
D2PAK
(Pb−Free)
50 Units / Rail
NCV8665DS50R4G
D2PAK
(Pb−Free)
800 / Tape & Reel
NCV8665D50G
SOIC−8
(Pb−Free)
98 Units / Rail
NCV8665D50R2G
SOIC−8
(Pb−Free)
2500 / Tape & Reel
Device
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specification Brochure, BRD8011/D.
http://onsemi.com
9
NCV8665
PACKAGE DIMENSIONS
D2PAK, 5 LEAD
DS SUFFIX
CASE 936A−02
ISSUE C
−T−
OPTIONAL
CHAMFER
A
E
U
S
K
B
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS A
AND K.
4. DIMENSIONS U AND V ESTABLISH A MINIMUM
MOUNTING SURFACE FOR TERMINAL 6.
5. DIMENSIONS A AND B DO NOT INCLUDE MOLD
FLASH OR GATE PROTRUSIONS. MOLD FLASH
AND GATE PROTRUSIONS NOT TO EXCEED 0.025
(0.635) MAXIMUM.
TERMINAL 6
V
H
1 2 3 4 5
M
D
0.010 (0.254)
M
T
DIM
A
B
C
D
E
G
H
K
L
M
N
P
R
S
U
V
P
N
G
L
R
C
SOLDERING FOOTPRINT*
8.38
0.33
1.702
0.067
10.66
0.42
16.02
0.63
3.05
0.12
SCALE 3:1
1.016
0.04
mm inches
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
http://onsemi.com
10
INCHES
MIN
MAX
0.386
0.403
0.356
0.368
0.170
0.180
0.026
0.036
0.045
0.055
0.067 BSC
0.539
0.579
0.050 REF
0.000
0.010
0.088
0.102
0.018
0.026
0.058
0.078
5 _ REF
0.116 REF
0.200 MIN
0.250 MIN
MILLIMETERS
MIN
MAX
9.804
10.236
9.042
9.347
4.318
4.572
0.660
0.914
1.143
1.397
1.702 BSC
13.691
14.707
1.270 REF
0.000
0.254
2.235
2.591
0.457
0.660
1.473
1.981
5 _ REF
2.946 REF
5.080 MIN
6.350 MIN
NCV8665
PACKAGE DIMENSIONS
SOIC−8 NB
CASE 751−07
ISSUE AJ
−X−
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW
STANDARD IS 751−07.
A
8
5
S
B
0.25 (0.010)
Y
M
M
1
4
−Y−
K
G
C
N
DIM
A
B
C
D
G
H
J
K
M
N
S
X 45 _
SEATING
PLANE
−Z−
0.10 (0.004)
H
M
D
0.25 (0.010)
M
Z Y
S
X
J
S
MILLIMETERS
MIN
MAX
4.80
5.00
3.80
4.00
1.35
1.75
0.33
0.51
1.27 BSC
0.10
0.25
0.19
0.25
0.40
1.27
0_
8_
0.25
0.50
5.80
6.20
INCHES
MIN
MAX
0.189
0.197
0.150
0.157
0.053
0.069
0.013
0.020
0.050 BSC
0.004
0.010
0.007
0.010
0.016
0.050
0 _
8 _
0.010
0.020
0.228
0.244
SOLDERING FOOTPRINT*
1.52
0.060
7.0
0.275
4.0
0.155
0.6
0.024
1.270
0.050
SCALE 6:1
mm inches
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
http://onsemi.com
11
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
NCV8665/D