TOSHIBA TB62726AFG

TB62726ANG/AFG
TOSHIBA Bi-CMOS Integrated Circuit Silicon Monolithic
TB62726ANG,TB62726AFG
16-bit Constant-Current LED Driver with Operating Voltage of 3.3-V and 5-V
The TB62726A series are comprised of constant-current drivers
designed for LEDs and LED displays. The output current value
can be set using an external resistor.
As a result, all outputs will have virtually the same current
levels.
This driver incorporates 16-bit constant-current outputs, a
16-bit shift register, a 16-bit latch and a 16-bit AND-gate circuit.
These drivers have been designed using the Bi-CMOS process.
The suffix (G) appended to the part number represents a
Lead(Pb)-Free product.
TB62726ANG
TB62726AFG
Features
•
Output current capability and number of outputs:
90 mA × 16 outputs
•
Constant current range: 2 to 90 mA
•
Application output voltage: 0.7 V (output current 2 to 80 mA)
0.4 V (output current 2 to 40 mA)
•
For anode-common LEDs
•
Input signal voltage level: 3.3-V and 5-V CMOS level (Schmitt
trigger input)
Weight
SDIP24-P-300-1.78: 1.22 g (typ.)
SSOP24-P-300-1.00B: 0.32 g (typ.)
•
Power supply voltage range VDD = 3.0 to 5.5 V
•
Maximum output terminal voltage: 17 V
•
Serial and parallel data transfer rate: 20 MHz (max, cascade connection)
•
Operating temperature range Topr = −40 to 85°C
•
Package: Type ANG: SDIP24-P-300-1.78
Type AFG: SSOP24-P-300-1.00B
•
Current accuracy (All output ON)
Output Voltage
Current Accuracy
Between Bits
>
= 0.4 V
>
= 0.7 V
±4%
Output Current
Between ICs
±15%
2 to 5 mA
±12%
5 to 80 mA
1
2006-06-14
TB62726ANG/AFG
Pin Assignment (top view)
GND
SERIAL-IN
CLOCK
VDD
R-EXT
SERIAL-OUT
LATCH
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
ENABLE
OUT15
OUT14
OUT13
OUT12
OUT11
OUT10
OUT9
OUT8
Warnings: Short-circuiting an output terminal to GND or to the power supply terminal may broken the device.
Please take care when wiring the output terminals, the power supply terminal and the GND terminals.
Block Diagram
OUT0
R-EXT
OUT15
OUT1
I-REG
ENABLE
Q
ST
Q
D
ST
Q
D
ST
D
LATCH
D
SERIAL-IN
Q
D
CK
Q
CK
D
Q
SERIAL-OUT
CK
CLOCK
Truth Table
CLOCK
Note 1:
LATCH
ENABLE
SERIAL-IN
OUT0 … OUT7 … OUT15
SERIAL-OUT
H
L
Dn
Dn … Dn − 7 … Dn − 15
Dn − 15
L
L
Dn + 1
No change
Dn − 14
H
L
Dn + 2
Dn + 2 … Dn − 5 … Dn − 13
Dn − 13
X
L
Dn + 3
Dn + 2 … Dn − 5 … Dn − 13
Dn − 13
X
H
Dn + 3
OFF
Dn − 13
OUT0 to OUT15 = On when Dn = H; OUT0 to OUT15 = Off when Dn = L.
In order to ensure that the level of the power supply voltage is correct, an external resistor must be connected
between R-EXT and GND.
2
2006-06-14
TB62726ANG/AFG
Timing Diagram
n=0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15
3.3 V/5 V
CLOCK
0V
3.3 V/5 V
SERIAL-IN
0V
3.3 V/5 V
LATCH
0V
3.3 V/5 V
ENABLE
0V
On
OUT0
Off
On
OUT1
Off
On
OUT3
Off
On
OUT15
Off
3.3 V/5 V
SERIAL-OUT
0V
Warning: Latch circuit is leveled-latch circuit. Be careful because it is not triggered-latch circuit.
Note 2: The latches circuit holds data by pulling the LATCH terminal Low.
And, when LATCH terminal is a High level, latch circuit doesn’t hold data, and it passes from the input to
the output.
When ENABLE terminal is a Low level, output terminal OUT0 to OUT15 respond to the data, and on
and off does.
And, when ENABLE terminal is a High level, it offs with the output terminal regardless of the data.
3
2006-06-14
TB62726ANG/AFG
Terminal Description
Pin No.
Pin Name
1
GND
2
SERIAL-IN
3
CLOCK
4
LATCH
Function
GND terminal for control logic
Input terminal for serial data for data shift register
Input terminal for clock for data shift on rising edge
Input terminal for data strobe
5 to 20
When the LATCH input is driven High, data is not latched. When it is pulled Low, data is
latched.
OUT0 to OUT15 Constant-current output terminals
Input terminal for output enable.
21
ENABLE
All outputs ( OUT0 to OUT15 ) are turned off, when the ENABLE terminal is driven High.
And are turned on, when the terminal is driven Low.
22
SERIAL-OUT
23
R-EXT
24
VDD
Output terminal for serial data input on SERIAL-IN terminal
Input terminal used to connect an external resistor. This regulated the output current.
3.3-V/5-V supply voltage terminal
Equivalent Circuits for Inputs and Outputs
1. ENABLE terminal
2. LATCH terminal
R (UP)
VDD
VDD
LATCH
ENABLE
GND
GND
R (DOWN)
3. CLOCK, SERIAL-IN terminal
4. SERIAL-OUT terminal
VDD
VDD
CLOCK,
SERIAL-IN
SERIAL-OUT
Internal data
GND
GND
5. OUT0 to OUT15 terminals
OUT0 to OUT15
Parasitic Diode
GND
4
2006-06-14
TB62726ANG/AFG
Absolute Maximum Ratings (Topr = 25°C)
Characteristics
Symbol
Rating
Unit
Supply voltage
VDD
6
V
Input voltage
VIN
−0.2 to VDD + 0.2
V
Output current
IOUT
+90
mA/ch
Output voltage
VOUT
−0.2 to 17
V
ANG-type
(when not mounted)
Power dissipation ANG-type (on PCB)
(Note 3) AFG-type
(when not mounted)
1.25
Pd1
1.78
W
0.83
Pd2
1.00
AFG-type (on PCB)
ANG-type
(when not mounted)
Thermal resistance ANG-type (on PCB)
(Note 3) AFG-type
(when not mounted)
104
Rth (j-a) 1
70
°C/W
140
Rth (j-a) 2
120
AFG-type (on PCB)
Operating temperature
Topr
−40 to 85
°C
Storage temperature
Tstg
−55 to 150
°C
Note 3: ANG-Type: Powers dissipation is derated by 14.28 mW/°C if device is mounted on PCB and ambient
temperature is above 25°C.
AFG-Type: Powers dissipation is derated by 6.67 mW/°C if device is mounted on PCB and ambient
temperature is above 25°C.
With device mounted on glass-epoxy PCB of less than 40% Cu and of dimensions
50 mm × 50 mm × 1.6 mm.
Recommended Operating Conditions (Topr = −40°C to 85°C unless otherwise specified)
Characteristics
Symbol
Conditions
Min
Typ.
Max
Unit
Supply voltage
VDD
⎯
3
⎯
5.5
V
Output voltage
VOUT
⎯
Output current
⎯
0.7
4
V
IOUT
Each DC 1 circuit
2
⎯
80
mA/ch
IOH
SERIAL-OUT
⎯
⎯
−1
IOL
SERIAL-OUT
⎯
⎯
1
0.7 ×
VDD
⎯
VDD +
0.15
−0.15
⎯
0.3 ×
VDD
⎯
⎯
20
MHz
50
⎯
⎯
ns
25
⎯
⎯
ns
Upper IOUT = 20 mA
2000
⎯
⎯
Lower IOUT = 20 mA
3000
⎯
⎯
10
⎯
⎯
ns
10
⎯
⎯
ns
50
⎯
⎯
ns
VIH
⎯
Input voltage
VIL
Clock frequency
fCLK
LATCH pulse width
twLAT
CLOCK pulse width
twCLK
ENABLE pulse width
(Note 4)
Set-up time for CLOCK terminal
Hold time for CLOCK terminal
Set-up time for LATCH terminal
twENA
Cascade connected
⎯
tSETUP1
⎯
tHOLD
tSETUP2
mA
V
ns
Note 4: When the pulse of the Low level is inputted to the ENABLE terminal held in the High level.
5
2006-06-14
TB62726ANG/AFG
Electrical Characteristics (Topr = 25°C, VDD = 3.0 V to 5.5 V unless otherwise specified)
Characteristics
Supply voltage
Symbol
VDD
IOUT1
VOUT = 0.7 V,
VDD = 3.3 V
IOUT4
VOUT = 0.7 V,
VDD = 5 V
∆IOUT1
VOUT ≥ 0.4 V,
All outputs ON
REXT = 490 Ω
∆IOUT2
VOUT ≥ 0.4 V,
All outputs ON
REXT = 250 Ω
IOZ
VOUT = 15.0 V
Max
Unit
3.0
⎯
5.5
V
31.96
36.20
40.54
31. 59
35.90
40.20
63.63
72.30
80.97
62.75
71.30
79.95
⎯
±1
±4
%
µA
mA
REXT = 250 Ω
⎯
⎯
1
⎯
⎯
VDD
⎯
GND
⎯
0.3
VDD
IOL = 1.0 mA, VDD = 3.3 V
⎯
⎯
0.3
IOL = 1.0 mA, VDD = 5 V
⎯
⎯
0.3
IOH = − 1.0 mA, VDD = 3.3 V
3
⎯
⎯
IOH = 1.0 mA, VDD = 5 V
4.7
⎯
⎯
%/VDD
When VDD is changed 3 V to 5.5 V
⎯
−1
−5
%
R (Up)
ENABLE terminal
115
230
460
kΩ
VIN
VOH
Pull-down resistor
Typ.
0.7
VDD
SOUT terminal voltage
Pull-up resistor
Min
REXT = 490 Ω
IOUT3
VOL
Output current
Supply voltage
Regulation
VOUT = 0.4 V,
VDD = 3.3 V
VOUT = 0.4 V,
VDD = 5 V
Output current error between bits
Input voltage
Normal operation
IOUT2
Output current
Output leakage current input voltage
Conditions
R (Down)
V
LATCH terminal
IDD (OFF) 1
VOUT = 15.0 V
REXT = OPEN
⎯
0.1
0.5
IDD (OFF) 2
VOUT = 15.0 V,
All outputs OFF
REXT = 490 Ω
1
3.5
5
IDD (OFF) 3
VOUT = 15.0 V,
All outputs OFF
REXT = 250 Ω
4
6
9
VOUT = 0.7 V,
All outputs ON
REXT = 490 Ω
⎯
9
15
Same as the above, Topr = −40°C
⎯
⎯
20
VOUT = 0.7 V,
All outputs ON
⎯
18
25
⎯
⎯
40
Supply current
IDD (ON) 1
IDD (ON) 2
V
REXT = 250 Ω
Same as the above, Topr = −40°C
6
mA
2006-06-14
TB62726ANG/AFG
Switching Characteristics (Topr = 25°C unless otherwise specifed)
Characteristics
Symbol
Conditions
CLK- OUTn , LATCH = “H”,
tpLH1
Propagation delay
ENABLE = “L”
Min
Typ.
Max
⎯
150
300
tpLH2
LATCH - OUTn ,
ENABLE = “L”
⎯
140
300
tpLH3
ENABLE - OUTn ,
LATCH = “H”
⎯
140
300
tpLH
CLK-SERIAL OUT
3
6
⎯
tpHL1
CLK- OUTn , LATCH = “H”,
ENABLE = “L”
⎯
170
340
tpHL2
LATCH - OUTn ,
ENABLE = “L”
⎯
170
340
tpHL3
ENABLE - OUTn ,
LATCH = “H”
⎯
170
340
tpLH
CLK-SERIAL OUT
4
7
⎯
Unit
ns
Output rise time
tor
10 to 90% of voltage waveform
40
85
150
ns
Output fall time
tof
90 to 10% of voltage waveform
40
70
150
ns
Maximum CLOCK rise time
tr
When not on PCB
⎯
⎯
5
µs
⎯
⎯
5
µs
Maximum CLOCK fall time
(Note 5)
tf
Conditions: (Refer to test circuit.)
Topr = 25°C, VDD = VIH = 3.3 V and 5 V, VOUT = 0.7 V, VIL = 0 V, REXT = 490 Ω ,
VL = 3.0 V, RL = 60 Ω, CL = 10.5 pF
Note 5: If the device is connected in a cascade and tr/tf for the waveform is large, it may not be possible to achieve
the timing required for data transfer. Please consider the timings carefully.
Test Circuit
IDD
VIH, VIL
ENABLE
RL
VDD
OUT0
CL
Function
generator
CLOCK
IOL
OUT15
LATCH
SERIAL-IN
SERIAL-OUT
R-EXT
Logic input
waveform
VL
GND
CL
Iref
VDD = VIH = 3.3 V
VIL = 0 V
tr = tf = 10 ns
(10% to 90%)
7
2006-06-14
TB62726ANG/AFG
Timing Waveforms
1. CLOCK, SERIAL-IN, SERIAL-OUT
twCLK
50%
CLOCK
50%
tSETUP1
SERIAL-IN
50%
50%
tHOLD
SERIAL-OUT
50%
tpLH/tpHL
2. CLOCK, SERIAL-IN, LATCH , ENABLE , OUTn
CLOCK
50%
SERIAL-IN
tSETUP2
LATCH
50%
50%
twLAT
ENABLE
twENA
50%
tSETUP3
OUTn
50%
50%
tpHL1/LH1
tpHL2/LH2
tpHL3/LH3
3. OUTn
90%
90%
OFF
OUTn
10%
10%
tof
ON
tor
8
2006-06-14
TB62726ANG/AFG
Output Current – Duty (LEDS turn-on rate)
IOUT – DUTY On PCB
80
80
(mA)
100
60
IOUT
IOUT
(mA)
IOUT – DUTY On PCB
100
40
20
Topr = 25°C
VDD = 3.3 V to 5.0 V
20
40
20
TB62726AFG
VCE = 1.0 V
Tj = 120°C (max)
0
0
60
60
DUTY – Turn On Rate
80
0
0
100
20
IOUT – DUTY On PCB
(W/IC)
PD
60
Power dissipation
(mA)
80
100
80
100
(%)
Pd – Topr
80
IOUT
60
2.0
1.8
40
Topr = 85°C
VDD = 3.3 V to 5.0 V
20
NG (On PCB)
1.6
1.4
1.2
FG (On PCB)
1.0
0.8
0.6
0.4
TB62726AFG
VCE = 1.0 V
Tj = 120°C (max)
0
0
TB62726ANG
40
DUTY – Turn On Rate
(%)
100
20
TB62726AFG
VCE = 1.0 V
Tj = 120°C (max)
TB62726ANG
40
Topr = 55°C
VDD = 3.3 V to 5.0 V
0.2
TB62726ANG
40
60
DUTY – Turn On Rate
80
0
0
100
20
40
60
Ambient temperature
(%)
Ta
(°C)
Output Current – REXT Resistor
IOUT – REXT
90
Theoretical value:
80
IOUT = (1.15 (V) ÷ R-EXT (Ω)) × 14.9
70
IOUT
(mA)
60
50
40
Topr = 25°C
30
20
10
VCE = 0.7 V
0
100
500
1000
5000
10000
REXT (Ω)
9
2006-06-14
TB62726ANG/AFG
Application Circuit (example 1): The general composition in static lighting of LED.
More than VLED (V) ≥ Vf (total max) + 0.7 is recommended with the following application circuit with the LED power supply VLED.
r1: The setup resistance for the setup of output current of every IC.
r2: The variable resistance for the brightness control of every LED module.
Example)
TD62M8600F: 8-bit multi-chip PNP transistor array, which is
not used in static lighting system.
VLED
SCAN
O0
O1
O2
O13
O14
SERIAL-IN
SERIAL-OUT
ENABLE
C.U.
16-bit SIPO, Latches and
Constant-sink-current drivers
ENABLE
O0
O15
SERIAL-IN
LATCH
O1
O2
O13 O14 O15
16-bit SIPO, Latches and
Constant-sink-current drivers
SERIAL-OUT
LATCH
TB62726ANG/AFG
CLOCK
CLOCK
TB62726ANG/AFG
r1 = 100 Ω (min)
r2
r1 = 100 Ω (min)
10
2006-06-14
TB62726ANG/AFG
Application Circuit (example 2): When the condition of VLED is VLED > 17 V
The unnecessary voltage is one effective technique as to making the voltage descend with the zenor diode.
Example)
TD62M8600F: 8-bit multi-chip PNP transistor array, which
is not used in static lighting system.
VLED > 17 V
SCAN
O0
O1
O2
O13
O14
C.U.
SERIAL-IN
SERIAL-OUT
ENABLE
16-bit SIPO, Latches and
Constant-sink-current drivers
ENABLE
O0
O15
SERIAL-IN
LATCH
O1
O2
O13 O14 O15
16-bit SIPO, Latches and
Constant-sink-current drivers
SERIAL-OUT
LATCH
TB62726ANG/AFG
CLOCK
CLOCK
TB62726ANG/AFG
r1 = 100 Ω (min)
r2
r1 = 100 Ω (min)
11
2006-06-14
TB62726ANG/AFG
Application Circuit (example 3): When the condition of VLED is Vf +0.7 < VLED < 17 V
VOUT = VLED-Vf = 0.7 to 1.0 V is the most suitable for VOUT.
Surplus VOUT causes an IC fever and the useless consumption electric power.
It is the one way of being effective to build in the r3 in this problem.
r3 can make a calculation to the formula r3 Ω = surplus VOUT/IOUT.
Though the resistance parts increase, the fixed constant current performance is kept
Example)
TD62M8600F: 8-bit multi-chip PNP transistor array, which
is not used in static lighting system.
r3
r3
VLED = 15 V
SCAN
O0
O1
O2
O13
O14
SERIAL-IN
SERIAL-OUT
C.U.
16-bit SIPO, Latches and
Constant-sink-current drivers
ENABLE
O0
O15
SERIAL-IN
LATCH
O1
O2
O13 O14 O15
16-bit SIPO, Latches and
Constant-sink-current drivers
SERIAL-OUT
LATCH
TB62726ANG/AFG
CLOCK
CLOCK
TB62726ANG/AFG
r1 = 100 Ω (min)
r2
r1 = 100 Ω (min)
12
2006-06-14
TB62726ANG/AFG
Notes
•
Operation may become unstable due to the electromagnetic interference caused by the wiring and other
phenomena.
To counter this, it is recommended that the IC be situated as close as possible to the LED module.
If overvoltage is caused by inductance between the LED and the output terminals, both the LED and the
terminals may suffer damage as a result.
•
There is only one GND terminal on this device when the inductance in the GND line and the resistor are large,
the device may malfunction due to the GND noise when output switchings by the circuit board pattern and
wiring.
To achieve stable operation, it is necessary to connect a resistor between the REXT terminal and the GND line.
Fluctuation in the output waveform is likely to occur when the GND line is unstable or when a capacitor (of more
than 50 pF) is used.
Therefore, take care when designing the circuit board pattern layout and the wiring from the controller.
•
This application circuit is a reference example and is not guaranteed to work in all conditions.
Be sure to check the operation of your circuits.
•
This device does not include protection circuits for overvoltage, overcurrent or overtemperature.
If protection is necessary, it must be incorporated into the control circuitry.
•
The device is likely to be destroyed if a short-circuit occurs between either of the power supply pins and any of
the output terminals when designing circuits, pay special attention to the positions of the output terminals and
the power supply terminals (VDD and VLED), and to the design of the GND line.
13
2006-06-14
TB62726ANG/AFG
Package Dimensions
Weight: 1.22 g (typ.)
14
2006-06-14
TB62726ANG/AFG
Package Dimensions
Weight: 0.32 g (typ.)
15
2006-06-14
TB62726ANG/AFG
Notes on Contents
1. Block Diagrams
Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for
explanatory purposes.
2. Equivalent Circuits
The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory
purposes.
3. Timing Charts
Timing charts may be simplified for explanatory purposes.
4. Application Circuits
The application circuits shown in this document are provided for reference purposes only.
Thorough evaluation is required, especially at the mass production design stage.
Toshiba does not grant any license to any industrial property rights by providing these examples of
application circuits.
5. Test Circuits
Components in the test circuits are used only to obtain and confirm the device characteristics. These
components and circuits are not guaranteed to prevent malfunction or failure from occurring in the
application equipment.
IC Usage Considerations
Notes on Handling of ICs
(1)
The absolute maximum ratings of a semiconductor device are a set of ratings that must not be
exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result
injury by explosion or combustion.
(2)
Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case
of over current and/or IC failure. The IC will fully break down when used under conditions that exceed
its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise
occurs from the wiring or load, causing a large current to continuously flow and the breakdown can
lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown,
appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
(3)
If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the
design to prevent device malfunction or breakdown caused by the current resulting from the inrush
current at power ON or the negative current resulting from the back electromotive force at power OFF.
IC breakdown may cause injury, smoke or ignition.
Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable,
the protection function may not operate, causing IC breakdown. IC breakdown may cause injury,
smoke or ignition.
(4)
Do not insert devices in the wrong orientation or incorrectly.
Make sure that the positive and negative terminals of power supplies are connected properly.
Otherwise, the current or power consumption may exceed the absolute maximum rating, and
exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result
injury by explosion or combustion.
In addition, do not use any device that is applied the current with inserting in the wrong orientation or
incorrectly even just one time.
16
2006-06-14
TB62726ANG/AFG
(5)
Carefully select external components (such as inputs and negative feedback capacitors) and load
components (such as speakers), for example, power amp and regulator.
If there is a large amount of leakage current such as input or negative feedback condenser, the IC
output DC voltage will increase. If this output voltage is connected to a speaker with low input
withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause
smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load
(BTL) connection type IC that inputs output DC voltage to a speaker directly.
17
2006-06-14
TB62726ANG/AFG
Points to Remember on Handling of ICs
(1)
Heat Radiation Design
In using an IC with large current flow such as power amp, regulator or driver, please design the device
so that heat is appropriately radiated, not to exceed the specified junction temperature (Tj) at any time
and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation
design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition,
please design the device taking into considerate the effect of IC heat radiation with peripheral
components.
(2)
Back-EMF
When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the
motor’s power supply due to the effect of back-EMF. If the current sink capability of the power supply
is small, the device’s motor power supply and output pins might be exposed to conditions beyond
absolute maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in
system design.
18
2006-06-14
TB62726ANG/AFG
About solderability, following conditions were confirmed
• Solderability
(1) Use of Sn-37Pb solder Bath
· solder bath temperature = 230°C
· dipping time = 5 seconds
· the number of times = once
· use of R-type flux
(2) Use of Sn-3.0Ag-0.5Cu solder Bath
· solder bath temperature = 245°C
· dipping time = 5 seconds
· the number of times = once
· use of R-type flux
RESTRICTIONS ON PRODUCT USE
060116EBA
• The information contained herein is subject to change without notice. 021023_D
• TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as
set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and
conditions set forth in the “Handling Guide for Semiconductor Devices,” or “TOSHIBA Semiconductor Reliability
Handbook” etc. 021023_A
• The TOSHIBA products listed in this document are intended for usage in general electronics applications
(computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances,
etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires
extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or
bodily injury (“Unintended Usage”). Unintended Usage include atomic energy control instruments, airplane or
spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments,
medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this
document shall be made at the customer’s own risk. 021023_B
• The products described in this document shall not be used or embedded to any downstream products of which
manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
• The information contained herein is presented only as a guide for the applications of our products. No responsibility
is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
021023_C
• The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E
19
2006-06-14