TPS61240, TPS61241 www.ti.com .............................................................................................................................................................. SLVS806A – APRIL 2009 – REVISED MAY 2009 3.5-MHz High Efficiency Step-Up Converter FEATURES 1 • • • • • • • • • • • • • • • DESCRIPTION Efficiency > 90% at Nominal Operating Conditions Total DC Output Voltage Accuracy 5.0V±2% Typical 30 µA Quiescent Current Best in Class Line and Load Transient Wide VIN Range From 2.3V to 5.5V Output current up to 450mA Automatic PFM/PWM Mode transition Low Ripple Power Save Mode for Improved Efficiency at Light Loads Internal Softstart, 250µs typical Start-Up time 3.5MHz Typical Operating Frequency Load Disconnect During Shutdown Current Overload and Thermal Shutdown Protection Three Surface-Mount External Components Required (One MLCC Inductor, Two Ceramic Capacitors) Total Solution Size <13 mm2 Available in a 6-pin WCSP and 2×2-SON Package The TPS6124x device is a high efficient synchronous step up DC-DC converter optimized for products powered by either a three-cell alkaline, NiCd or NiMH, or one-cell Li-Ion or Li-Polymer battery. The TPS6124x supports output currents up to 450mA. The TPS61240 has an input valley current limit of 500mA, and the TPS61241 has an input valley current of 600mA. With an input voltage range of 2.3V to 5.5V the device supports batteries with extended voltage range and are ideal to power portable applications like mobile phones and other portable equipment. The TPS6124x boost converter is based on a quasi-constant on-time valley current mode control scheme. The TPS6124x presents a high impedance at the VOUT pin when shut down. This allows for use in applications that require the regulated output bus to be driven by another supply while the TPS6124x is shut down. During light loads the device will automatically pulse skip allowing maximum efficiency at lowest quiescent currents. In the shutdown mode, the current consumption is reduced to less than 1µA. APPLICATIONS • • • • • • TPS6124x allows the use of small inductors and capacitors to achieve a small solution size. During shutdown, the load is completely disconnected from the battery. The TPS6124x is available in a 6-pin WCSP and 2×2 SON package. USB-OTG Applications Portable HDMI Applications Cell Phones, Smart-Phones PDAs, Pocket PCs Portable Media Players Digital Cameras TPS61240 1 mH L VOUT 5 V VOUT COUT VIN 4.7 mF VIN FB CIN 2.2 mF EN GND 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2009, Texas Instruments Incorporated TPS61240, TPS61241 SLVS806A – APRIL 2009 – REVISED MAY 2009 .............................................................................................................................................................. www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. ORDERING INFORMATION TA –40°C to 85°C OUTPUT VOLTAGE (2) PART NUMBER (1) TPS61240 PACKAGE PACKAGE DESIGNATOR (1) (3) ORDERING PACKAGE MARKING 6-WCSP YFF TPS61240YFF GM 6-QFN DRV TPS61240DRV OCJ 6-WCSP YFF TPS61241YFF NF 5V Fixed TPS61241 (1) (2) (3) The YFF package is available in tape on reel. Add R suffix (TPS61240YFFR) to order quantities of 3000 parts per reel. Add a T suffix (TPS61240YFFT) to order quantities of 250 parts. Contact TI for other fixed output voltage options. For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com. ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range (unless otherwise noted) (1) (2) VI VALUE UNIT –0.3 to 7 V Voltage on VOUT –2.0 to 7 V Voltage on FB –2.0 to 14 V Internally limited A Input voltage range on VIN, L, EN Peak output current Human Body Model ESD rating (3) 4 CDM Charged Device Model kV 500 200 V TJ Machine Model Maximum operating junction temperature –40 to 125 °C Tstg Storage temperature range –65 to 150 °C (1) (2) (3) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability. All voltage values are with respect to network ground terminal. The human body model is a 100pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin. DISSIPATION RATINGS TABLE(1) PACKAGE RθJA POWER RATING TA ≤ 25°C DERATING FACTOR ABOVE TA = 25°C DRV 76°C/W 1300mW 13mW/°C YFF 125°C/W 800mW 8mW/°C (1) Maximum power dissipation is a function of TJ(max), θJA and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD = [TJ(max)-TA] / θJA. (2) This thermal data is measured with high-K board (4 layer board according to JESD51-7 JEDEC standard). RECOMMENDED OPERATING CONDITIONS MIN NOM MAX UNIT Supply voltage at VIN 2.3 5.5 V TA Operating ambient temperature –40 85 °C TJ Operating junction temperature –40 125 °C 2 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 TPS61240, TPS61241 www.ti.com .............................................................................................................................................................. SLVS806A – APRIL 2009 – REVISED MAY 2009 ELECTRICAL CHARACTERISTICS Over full operating ambient temperature range, typical values are at TA = 25°C. Unless otherwise noted, specifications apply for condition VIN = EN = 3.6V. External components CIN = 2.2µF, COUT = 4.7µF 0603, L = 1µH, refer to PARAMETER MEASUREMENT INFORMATION. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT DC/DC STAGE VIN Input voltage range VOUT Fixed output voltage range 2.3 V ≤ VIN ≤ 5.5 V, 0 mA ≤ IOUT ≤ 200 mA VO_Ripple Ripple voltage, PWM mode ILOAD = 150 mA Output current VIN 2.3 V to 5.5 V 200 VOUT = VGS = 5.0 V (TPS61240) 500 600 VOUT = VGS = 5.0 V (TPS61241) 600 700 VOUT = VGS = 5.0 V 200 Switch valley current limit Short circuit current ISW 5.0 5.5 V 5.1 V 20 mVpp mA mA 350 mApk 290 mΩ Low Side MOSFET on-resistance (1) VIN = VGS = 5.0 V, TA = 25°C 250 mΩ (1) Operating quiescent current IOUT = 0 mA, Power save mode 40 µA Shutdown current EN = GND 1.5 µA Reverse leakage current VOUT EN = 0, VOUT = 5 V 2.5 µA Leakage current from battery to VOUT EN = GND 2.5 µA Line transient response VIN 600 mVp-p AC square wave, 200Hz, 12.5% DC at 50/200mA load ±50 mVpk Input bias current, EN VUVLO 4.9 High side MOSFET on-resistance (1) VIN = VGS = 5.0V, TA = 25°C (1) Load transient response IIN 2.3 Undervoltage lockout threshold 30 ±25 0–50 mA, 50–0 mA VIN = 3.6V TRise = TFall = 0.1µs 50 50–200 mA, 200–50 mA, VIN = 3.6 V, TRise = TFall = 0.1µs 150 EN = GND or VIN mVpk 0.01 1.0 µA Falling 2.0 2.1 V Rising 2.1 2.2 V 1.0 V CONTROL STAGE VIH High level input voltage, EN 2.3 V ≤ VIN ≤ 5.5 V VIL Low level input voltage, EN 2.3 V ≤ VIN ≤ 5.5 V OVC Input over-voltage threshold tStart Start-up time 0.4 V Falling 5.9 Rising 6.0 Time from active EN to start switching, no-load until VOUT is stable 5V V 300 µs DC/DC STAGE Freq TSD (1) See Figure 7 (Frequency Dependancy vs IOUT) 3.5 MHz Thermal shutdown Increasing junction temperature 140 °C Thermal shutdown hysteresis Decreasing junction temperature 20 °C DRV package has an increased RDSon of about 40mΩ due to bond wire resistance. Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 3 TPS61240, TPS61241 SLVS806A – APRIL 2009 – REVISED MAY 2009 .............................................................................................................................................................. www.ti.com PIN ASSIGNMENTS WCSP PACKAGE View From Underside View From Topside A1 A2 A2 A1 B1 B2 B2 B1 C1 C2 C2 C1 0,4 mm pitch Bump dia: 0,25± 0,05 mm 0,6± 0,025 mm high QFN PACKAGE (TOP VIEW) 6 1 5 d Pa er w Po 2 3 4 PIN FUNCTIONS PIN NO. 4 PIN NAME FUNCTION REMARKS Output Connected to load Supply voltage Supply from battery Boost and rectifying switch input Inductor connection to FETs EN Enable Positive polarity. Low = IC shutdown. C2 FB Feedback input Feedback for regulation. A2 GND Ground Power ground and IC ground QFN WCSP 2 B2 VOUT 6 A1 VIN 5 B1 L 4 C1 3 1 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 TPS61240, TPS61241 www.ti.com .............................................................................................................................................................. SLVS806A – APRIL 2009 – REVISED MAY 2009 FUNCTIONAL BLOCK DIAGRAM L VOUT Gate Drive VIN FB Current Sense Error Amp. R1 Softstart Int. Resistor Network - R2 + Thermal Shutdown EN + _ VREF Control Logic GND Undervoltage Lockout GND PARAMETER MEASUREMENT INFORMATION TPS61240 1 mH L VOUT 5 V VOUT COUT VIN 4.7 mF VIN FB CIN 2.2 mF EN GND List of Components COMPONENT REFERENCE PART NUMBER MANUFACTURER VALUE CIN JMK105BJ225MV Taiyo Yuden 2.2 µF, X5R, 6.3 V, 0402 COUT JDK105BJ475MV Taiyo Yuden 4.7 µF, X5R, 6.3 V, 0402 L MDT2012-CH1R0AN TOKO 1.0 µH, 900mA, 0805 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 5 TPS61240, TPS61241 SLVS806A – APRIL 2009 – REVISED MAY 2009 .............................................................................................................................................................. www.ti.com TYPICAL CHARACTERISTICS Table of Graphs Figure Maximum Output Current Efficiency Input Current Output Voltage Frequency Waveforms vs Input Voltage 1 vs Output Current, Vout = 5V, Vin = [2.3V; 3.0V; 3.6V; 4.2V] 2 vs Input Voltage, Vout = 5V, Iout = [100uA; 1mA; 10mA; 100mA; 200mA] 3 at No Output Load, Device Disabled 4 vs Output Current, Vout = 5V, Vin = [2.3V; 3.0V; 3.6V; 4.2V] 5 vs Input Voltage 6 vs Output Load, Vout = 5V, Vin = [3.0V; 4.0V; 5.0V] 7 Output Voltage Ripple, PFM Mode, Iout = 10mA 8 Output Voltage Ripple, PWM Mode, Iout = 150mA 9 Load Transient Response, Vin = 3.6V, 0 - 50mA 10 Load Transient Response, Vin = 3.6V, 50 - 200mA 11 Line Transient Response, Vin = 3.6V - 4.2V, Iout = 50mA 12 Line Transient Response, Vin = 3.6V - 4.2V, Iout = 200mA 13 Startup after Enable, Vin = 3.6V, Vout = 5V, Load = 5KΩ 14 Startup after Enable, Vin = 3.6V, Vout = 5V, Load = 16.5Ω 15 Startup and Shutdown, Vin = 3.6V, Vout = 5V, Load = 16.5Ω 16 100 0.8 VI = 3.6 V 90 0.7 VI = 4.2 V 80 VI = 3 V 70 0.5 0.4 Efficiency - % IO - Output Current - A 0.6 25°C -40°C 0.3 VI = 2.3 V 60 50 40 30 0.2 85°C 20 0.1 10 0 2 2.5 3 3.5 4 4.5 5 VI - Input Voltage - V 5.5 6 Figure 1. Maximum Output Current vs Input Voltage 6 0 0.00001 0.0001 0.001 0.01 0.1 IO - Output Current - A 1 Figure 2. Efficiency vs Output Current Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 TPS61240, TPS61241 www.ti.com .............................................................................................................................................................. SLVS806A – APRIL 2009 – REVISED MAY 2009 100 0.070 IO = 200 mA 90 -40°C 0.060 25°C II - Input Current - mA Efficiency - % 80 70 IO = 100 mA 60 IO = 10 mA 50 40 IO = 1 mA IO = 100 mA 30 85°C 0.050 0.040 0.030 0.020 20 0.010 10 0 2.3 0 2.8 3.3 3.8 4.3 VIN - Input Voltage - V 4.8 5.3 2 Figure 3. Efficiency vs Input Voltage 3 3.5 4 4.5 5 VI - Input Voltage - V 5.5 6 Figure 4. Input at No Output Load 5.10 5.10 5.08 VI = 4.2 V 5.06 IO = 100 mA IO = 1 mA 5.05 VO - Output Voltage - V VO - Output Voltage DC - V 2.5 5 VI = 3.6 V VI = 3 V VI = 2.3 V 4.95 IO = 10 mA 5.04 5.02 5 4.98 IO = 100 mA IO = 200 mA 4.96 4.94 4.92 4.90 0.01 0.1 1 10 100 IO - Output Current - mA Figure 5. Output Voltage vs Output Current 1000 4.90 2.3 2.8 3.3 3.8 4.3 4.8 VI - Input Voltage - V 5.3 Figure 6. Output Voltage vs Input Voltage Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 7 TPS61240, TPS61241 SLVS806A – APRIL 2009 – REVISED MAY 2009 .............................................................................................................................................................. www.ti.com 5.5 VIN = 3.6 V, VOUT = 5 V, IOUT = 10 mA VOUT = 20 mV/div f - Frequency - MHz 5 4.5 SW = 5 V/div 5V 4 ICOIL = 200 mA/div 4V 3V 3.5 3 100 150 200 250 300 350 400 IO - Output Current - mA 450 t - Time Base - 1 ms/div 500 Figure 7. Frequency vs Output Load Figure 8. Output Voltage Ripple – PFM Mode VIN = 3.6 V, VOUT = 5 V, IOUT = 150 mA VOUT = 10 mV/div SW = 5 V/div VOUT = 100 mV/dIV VIN = 3.6 V VOUT = 5 V IOUT = 0 - 50 mA ICOIL = 100 mA/dIV ICOIL = 200 mA/div 50 mA 0 mA IOUT = 100 mA/div t - Time Base - 20 ms/div Figure 9. Output Voltage Ripple – PWM Mode 8 t - Time Base - 20 ms/div Figure 10. Load Transient Response 0mA–50mA and 50mA–0mA Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 TPS61240, TPS61241 www.ti.com .............................................................................................................................................................. SLVS806A – APRIL 2009 – REVISED MAY 2009 VIN = 1 V/div VOUT = 200 mV/div VOUT = 50 mv/div VIN = 3.6 V VOUT = 5 V IOUT = 50 - 200 mA ICOIL = 200 mA/div VIN = 3.6 V - 4.2 V VOUT = 5 V IOUT = 50 mA ICOIL = 200 mA/div 200 mA 50 mA IOUT = 200 mA/div t - Time Base - 20 ms/div Figure 11. Load Transient Response 0mA–200mA and 200mA–0mA t - Time Base - 100 ms/div Figure 12. Line Transient Response 3.6V–4.2V at 50mA Load EN = 5 V/div VIN = 1 V/div VOUT = 1 V/div VOUT = 50 mv/div VIN = 3.6 V - 4.2 V VOUT = 5 V IOUT = 200 mA ICOIL = 200 mA/div VIN = 3.6 V VOUT = 5 V IOUT = 10 mA ICOIL = 200 mA/div t - Time Base - 100 ms/div Figure 13. Line Transient Response 3.6V–4.2V at 200mA Load t - Time Base - 50 ms/div Figure 14. Startup After Enable – No Load Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 9 TPS61240, TPS61241 SLVS806A – APRIL 2009 – REVISED MAY 2009 .............................................................................................................................................................. www.ti.com EN = 5 V/div EN = 5 V/div VOUT = 1 V/div VOUT = 2 V/div VIN = 3.6 V VOUT = 5 V IOUT = 150 mA VIN = 3.6 V VOUT = 5 V IOUT = 150 mA VIN = 1 V/div ICOIL = 200 mA/div ICOIL = 200 mA/div t - Time Base - 200 ms/div t - Time Base - 100 ms/div Figure 15. Startup After Enable – With Load Figure 16. Startup and Shutdown DETAILED DESCRIPTION OPERATION The TPS6124x Boost Converter operates with typically 3.5MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents the converter will automatically enter Power Save Mode and operates then in PFM (Pulse Frequency Modulation) mode. During PWM operation the converter uses a unique fast response quasi-constant on-time valley current mode controller scheme which allows “Best in Class” line and load regulation allowing the use of small ceramic input and output capacitors. Based on the VIN/VOUT ratio, a simple circuit predicts the required on-time. At the beginning of the switching cycle, the low-side N-MOS switch is turned-on and the inductor current ramps up to a defined peak current. In the second phase, once the peak current is reached, the current comparator trips, the on-timer is reset turning off the switch, and the current through the inductor then decays to an internally set valley current limit. Once this occurs, the on-timer is set to turn the boost switch back on again and the cycle is repeated. CURRENT LIMIT OPERATION The current limit circuit employs a valley current sensing scheme. Current limit detection occurs during the off time through sensing of the voltage drop across the synchronous rectifier. The output voltage is reduced as the power stage of the device operates in a constant current mode. The maximum continuous output current (IOUT(CL)), before entering current limit operation, can be defined by Equation 1 as shown. IOUT(CL) = (1 - D) ´ (IVALLEY + 1 DIL ) 2 with DIL = - VIN V VIN D ´ and D » OUT L f VOUT (1) Figure 17 illustrates the inductor and rectifier current waveforms during current limit operation. The output current, IOUT, is the average of the rectifier ripple current waveform. When the load current is increased such that the lower peak is above the current limit threshold, the off time is lengthened to allow the current to decrease to this threshold before the next on-time begins (so called frequency fold-back mechanism). 10 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 TPS61240, TPS61241 www.ti.com .............................................................................................................................................................. SLVS806A – APRIL 2009 – REVISED MAY 2009 IPEAK IL Current Limit Threshold Rectifier Current IVALLEY = ILIM IOUT(CL) DIL IOUT(DC) Increased Load Current IIN(DC) f Inductorr Current IIN(DC) DIL ΔI L = V IN D × L f Figure 17. Inductor/Rectifier Currents in Current Limit Operation POWER-SAVE MODE The TPS6124x family of devices integrates a power save mode to improve efficiency at light load. In power save mode the converter only operates when the output voltage trips below a set threshold voltage. It ramps up the output voltage with several pulses and goes into power save mode once the output voltage exceeds the set threshold voltage. Output Voltage PFM mode at light load PFM ripple about 0.015 x VOUT 1.006 x VOUT NOM. VOUT NOM. PWM mode at heavy load The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode. UNDER-VOLTAGE LOCKOUT The under voltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery. It disables the output stage of the converter once the falling VIN trips the under-voltage lockout threshold VUVLO. The under-voltage lockout threshold VUVLO for falling VIN is typically 2.0V. The device starts operation once the rising VIN trips under-voltage lockout threshold VUVLO again at typ. 2.1V. INPUT OVER-VOLTAGE PROTECTION In the event of an overvoltage condition appearing on the input rail, the output voltage will also experience the overvoltage due to being in dropout condition. A input overvoltage protection feature has been implemented into the TPS6124x which has an input overvoltage threshold of 6.0V. Once this level is triggered, the device will go into a shutdown mode to protect itself. If the voltage drops to 5.9V or below, the device will startup once more into normal operation. Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 11 TPS61240, TPS61241 SLVS806A – APRIL 2009 – REVISED MAY 2009 .............................................................................................................................................................. www.ti.com ENABLE The device is enabled setting EN pin to high. At first, the internal reference is activated and the internal analog circuits are settled. Afterwards, the soft start is activated and the output voltage is ramped up. The output voltages reaches its nominal value in typically 250 µs after the device has been enabled. The EN input can be used to control power sequencing in a system with various DC/DC converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and getting a sequencing of supply rails. With EN = GND, the device enters shutdown mode. SOFT START The TPS6124x has an internal soft start circuit that controls the ramp up of the output voltage. The output voltages reaches its nominal value within tStart of typically 250µs after EN pin has been pulled to high level. The output voltage ramps up from 5% to its nominal value within tRAMP of typ. 300µs. This limits the inrush current in the converter during start up and prevents possible input voltage drops when a battery or high impedance power source is used. During soft start, the switch current limit is reduced to 300mA until the output voltage reaches VIN. Once the output voltage trips this threshold, the device operates with its nominal current limit ILIMF. LOAD DISCONNECT Load disconnect electrically removes the output from the input of the power supply when the supply is disabled. This is especially important during shutdown. In shutdown of a boost converter, the load is still connected to the input through the inductor and catch diode. Since the input voltage is still connected to the output, a small current continues to flow, even when the supply is disabled. Even small leakage currents significantly reduce battery life during extended periods of off time. The benefit of this implemented feature for the system design engineer is that the battery is not depleted during shutdown of the converter. No additional components must be added to the design to make sure that the battery is disconnected from the output of the converter. THERMAL SHUTDOWN As soon as the junction temperature, TJ, exceeds 140°C (typical) the device goes into thermal shutdown. In this mode, the High Side and Low Side MOSFETs are turned-off. When the junction temperature falls below the thermal shutdown hysteresis, the device continuous operation. 12 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 TPS61240, TPS61241 www.ti.com .............................................................................................................................................................. SLVS806A – APRIL 2009 – REVISED MAY 2009 APPLICATION INFORMATION TPS61240 1 mH L VOUT 5 V VOUT COUT VIN 4.7 mF VIN FB CIN EN 2.2 mF GND Figure 18. TPS61240 Fixed 5.0V for HDMI / USB-OTG Applications TPS61240 1 mH L VOUT 5 V VOUT COUT VIN 4.7 mF VIN FB CIN 2.2 mF EN GND Figure 19. TPS61240 Fixed 5.0V With Schottky Diode for Output Overvoltage Protection Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 13 TPS61240, TPS61241 SLVS806A – APRIL 2009 – REVISED MAY 2009 .............................................................................................................................................................. www.ti.com DESIGN PROCEDURE PROGRAMMING THE OUTPUT VOLTAGE The output voltage is set by a resistor divider internally. The FB pin is used to sense the output voltage. To configure the output properly, the FB pin needs to be connected directly as shown in Figure 18 and Figure 19. INDUCTOR SELECTION To make sure that the TPS6124x devices can operate, an inductor must be connected between pin VIN and pin L. A boost converter normally requires two main passive components for storing energy during the conversion. A boost inductor and a storage capacitor at the output are required. To select the boost inductor, it is recommended to keep the possible peak inductor current below the current limit threshold of the power switch in the chosen configuration. The highest peak current through the inductor and the switch depends on the output load, the input (VIN), and the output voltage (VOUT). Estimation of the maximum average inductor current can be done using Equation 2. IL_MAX » IOUT ´ VOUT η ´ VIN (2) For example, for an output current of 200mA at 5.0V VOUT, at least 540mA of average current flows through the inductor at a minimum input voltage of 2.3V. The second parameter for choosing the inductor is the desired current ripple in the inductor. Normally, it is advisable to work with a ripple of less than 20% of the average inductor current. A smaller ripple reduces the magnetic hysteresis losses in the inductor, as well as output voltage ripple and EMI. But in the same way, regulation time at load changes rises. In addition, a larger inductor increases the total system size and cost. With these parameters, it is possible to calculate the value of the minimum inductance by using Equation 3. LMIN » VIN ´ (VOUT - VIN ) DIL ´ f ´ VOUT (3) Parameter f is the switching frequency and ΔIL is the ripple current in the inductor, i.e., 20% x IL. In this example, the desired inductor has the value of 1.7 µH. With this calculated value and the calculated currents, it is possible to choose a suitable inductor. In typical applications a 1.0 µH inductance is recommended. The device has been optimized to operate with inductance values between 1.0 µH and 2.2 µH. It is recommended that inductance values of at least 1.0 µH is used, even if Equation 3 yields something lower. Care has to be taken that load transients and losses in the circuit can lead to higher currents as estimated in Equation 3. Also, the losses in the inductor caused by magnetic hysteresis losses and copper losses are a major parameter for total circuit efficiency., With the chosen inductance value, the peak current for the inductor in steady state operation can be calculated. Equation 4 shows how to calculate the peak current I. IL(peak) = VIN ´ D 2 ´ f ´ L + IOUT (1 - D) ´ η V - VIN with D = OUT VOUT (4) This would be the critical value for the current rating for selecting the inductor. It also needs to be taken into account that load transients and error conditions may cause higher inductor currents. Table 1. List of Inductors Manufacturer Series Dimensions TOKO MDT2012-CH1R0AN 2.0 x 1.2 x 1.0 max. height KSLI-201210AG-1R0 2.0 x 1.2 x 1.0 max. height Hitachi Metals 14 KSLI-201610AG-1R0 2.0 x 1.6 x 1.0 max. height Murata LQM21PN1R0MC0 2.0 x 1.2 x 0.55 max. height FDK MIPS2012D1R0-X2 2.0 x 1.2 x 1.0 max. height Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 TPS61240, TPS61241 www.ti.com .............................................................................................................................................................. SLVS806A – APRIL 2009 – REVISED MAY 2009 INPUT CAPACITOR At least 2.2µF input capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. It is recommended to place a ceramic capacitor as close as possible to the VIN and GND pins OUTPUT CAPACITOR For the output capacitor, it is recommended to use small ceramic capacitors placed as close as possible to the VOUT and GND pins of the IC. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, using a smaller ceramic capacitor in parallel to the large one is recommended. This small capacitor should be placed as close as possible to the VOUT and GND pins of the IC. To get an estimate of the recommended minimum output capacitance, Equation 5 can be used. Cmin = IOUT ´ (VOUT - VIN ) f ´ DV ´ VOUT (5) Parameter f is the switching frequency and ΔV is the maximum allowed ripple. With a chosen ripple voltage of 10 mV, a minimum effective capacitance of 2.7 µF is needed. The total ripple is larger due to the ESR of the output capacitor. This additional component of the ripple can be calculated using ΔVESR = IOUT x RESR A capacitor with a value in the range of the calculated minimum should be used. This is required to maintain control loop stability. There are no additional requirements regarding minimum ESR. There is no upper limit for the output capacitance value. Larger capacitors cause lower output voltage ripple as well as lower output voltage drop during load transients. Note that ceramic capacitors have a DC Bias effect, which will have a strong influence on the final effective capacitance needed. Therefore the right capacitor value has to be chosen very carefully. Package size and voltage rating in combination with material are responsible for differences between the rated capacitor value and the effective capacitance. CHECKING LOOP STABILITY The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals: • Switching node, SW • Inductor current, IL • Output ripple voltage, VO(AC) These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination. As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the application of the load transient and the turn on of the P-channel MOSFET, the output capacitor must supply all of the current required by the load. VO immediately shifts by an amount equal to ΔI(LOAD) × ESR, where ESR is the effective series resistance of CO. ΔI(LOAD) begins to charge or discharge CO generating a feedback error signal used by the regulator to return VO to its steady-state value. The results are most easily interpreted when the device operates in PWM mode. During this recovery time, VO can be monitored for settling time, overshoot or ringing that helps judge the converter’s stability. Without any ringing, the loop has usually more than 45° of phase margin. Because the damping factor of the circuitry is directly related to several resistive parameters (e.g., MOSFET rDS(on)) that are temperature dependant, the loop stability analysis has to be done over the input voltage range, load current range, and temperature range. LAYOUT CONSIDERATIONS As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input and output capacitor, as well as the inductor should be placed as close as possible to the IC. Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 15 TPS61240, TPS61241 SLVS806A – APRIL 2009 – REVISED MAY 2009 .............................................................................................................................................................. www.ti.com Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC. The feedback divider should be placed as close as possible to the control ground pin of the IC. To lay out the control ground, it is recommended to use short traces as well, separated from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current. 16 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 TPS61240, TPS61241 www.ti.com .............................................................................................................................................................. SLVS806A – APRIL 2009 – REVISED MAY 2009 LAYOUT GUIDELINES VIN GND CI L VOUT CO EN Figure 20. Suggested Layout (Top) THERMAL INFORMATION Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependant issues such as thermal coupling, airflow, added heat sinks, and convection surfaces, and the presence of other heat-generating components, affect the power-dissipation limits of a given component. Three basic approaches for enhancing thermal performance are listed below: • • • Improving the power dissipation capability of the PCB design Improving the thermal coupling of the component to the PCB Introducing airflow into the system The maximum recommended junction temperature (TJ) of the TPS6124x devices is 105°C. The thermal resistance of the 6-pin CSP package (YFF-6) is RθJA = 125°C/W. Regulator operation is specified to a maximum steady-state ambient temperature TA of 85°C. Therefore, the maximum power dissipation is about 160 mW. PD(Max) = [TJ(max)-TA] / θJA = [105°C - 85°C] / 125°C/W = 160mW CHIP SCALE PACKAGE DIMENSIONS The TPS6124x device is available in a 6-bump chip scale package (YFF, NanoFreeTM). The package dimensions are given as: • D = 1.30 ±0.03 mm • E = 0.926 ±0.03 mm Chip Scale Package (Bottom View) D A2 A1 B2 B1 Chip Scale Package (Top View) YMSCC LLLL A1 C2 C1 E Code: • YM - Year Month date code • S - Assembly site code • CC - Chip Code • LLLL - Lot trace code Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated Product Folder Link(s) :TPS61240, TPS61241 17 PACKAGE OPTION ADDENDUM www.ti.com 18-May-2009 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty TPS61240DRVR ACTIVE SON DRV 6 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TPS61240DRVT ACTIVE SON DRV 6 250 CU NIPDAU Level-1-260C-UNLIM TPS61240YFFR ACTIVE DSBGA YFF 6 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM TPS61240YFFT ACTIVE DSBGA YFF 6 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM TPS61241YFFR ACTIVE DSBGA YFF 6 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM TPS61241YFFT ACTIVE DSBGA YFF 6 250 SNAGCU Level-1-260C-UNLIM Green (RoHS & no Sb/Br) Green (RoHS & no Sb/Br) Lead/Ball Finish MSL Peak Temp (3) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 22-May-2009 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel Diameter Width (mm) W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TPS61240DRVR SON DRV 6 3000 179.0 8.4 2.2 2.2 1.2 4.0 8.0 Q2 TPS61240DRVT SON DRV 6 250 179.0 8.4 2.2 2.2 1.2 4.0 8.0 Q2 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 22-May-2009 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS61240DRVR SON DRV 6 3000 195.0 200.0 45.0 TPS61240DRVT SON DRV 6 250 195.0 200.0 45.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Amplifiers Data Converters DLP® Products DSP Clocks and Timers Interface Logic Power Mgmt Microcontrollers RFID RF/IF and ZigBee® Solutions amplifier.ti.com dataconverter.ti.com www.dlp.com dsp.ti.com www.ti.com/clocks interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com www.ti.com/lprf Applications Audio Automotive Broadband Digital Control Medical Military Optical Networking Security Telephony Video & Imaging Wireless www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/medical www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated