MITEL MT8941B

CMOS ST-BUS FAMILY MT8941B
Advanced T1/CEPT Digital Trunk PLL
DS5186
Features
ISSUE 1
June 1999
Ordering Information
•
•
•
•
•
•
•
Provides T1 clock at 1.544 MHz locked to an 8
kHz reference clock (frame pulse)
Provides CEPT clock at 2.048 MHz and ST-BUS
clock and timing signals locked to an internal or
external 8 kHz reference clock
Typical inherent output jitter (unfiltered)= 0.07
UI peak-to-peak
Typical jitter attenuation at: 10 Hz=23 dB,100
Hz=43 dB, 5 to 40 kHz ≥ 64 dB
Jitter-free “FREE-RUN” mode
Uncommitted two-input NAND gate
Low power CMOS technology
Applications
•
•
Synchronization and timing control for T1
and CEPT digital trunk transmission links
ST- BUS clock and frame pulse source
MT8941BE
MT8941BP
24 Pin Plastic DIP (600 mil)
28 Pin PLCC
-40°C to +85°C
Description
The MT8941B is a dual digital phase-locked loop
providing the timing and synchronization signals for
the T1 or CEPT transmission links and the ST-BUS.
The first PLL provides the T1 clock (1.544 MHz)
synchronized to the input frame pulse at 8 kHz. The
timing signals for the CEPT transmission link and the
ST-BUS are provided by the second PLL locked to an
internal or an external 8 kHz frame pulse signal.
The MT8941B offers improved jitter performance
over the MT8940. The two devices also have some
functional differences, which are listed in the section
on “Differences between MT8941B and MT8940”.
CVb
F0i
Variable
Clock
Control
DPLL #1
2:1 MUX
C12i
CV
ENCV
MS0
MS1
MS2
Frame Pulse
Control
Mode
Selection
Logic
Input
Selector
MS3
F0b
C4b
4.096 MHz
Clock
Control
C8Kb
C4o
ENC4o
C16i
DPLL #2
C2o
Clock
Generator
2.048 MHz
Clock
Control
Ai
C2o
ENC2o
Bi
Yo
VDD
VSS
RST
Figure 1 - Functional Block Diagram
1
VDD
RST
CV
CVb
Yo
Bi
Ai
MS3
ENC2o
C2o
C2o
C4b
NC
C12i
MS0
ENCV
VDD
RST
CV
24
23
22
21
20
19
18
17
16
15
14
13
4
3
2
1
28
27
26
1
2
3
4
5
6
7
8
9
10
11
12
NC
MS1
F0i
F0b
MS2
C16i
ENC4o
5
6
7
8
9
10
11
•
12
13
14
15
16
17
18
ENVC
MS0
C12i
MS1
F0i
F0b
MS2
C16i
ENC4o
C8Kb
C4o
VSS
CMOS
25
24
23
22
21
20
19
NC
CVb
Yo
Bi
Ai
MS3
ENC2o
C8Kb
C4o
VSS
C4b
C2o
C2o
NC
MT8941B
24 PIN PDIP
28 PIN PLCC
Figure 2 - Pin Connections
Pin Description
Pin #
Name
2
Description
DIP
PLCC
1
1
ENCV Variable clock enable (TTL compatible input) - This input directly controls the three states
of CV (pin 22) under all modes of operation. When HIGH, enables CV and when LOW, puts
it in high impedance condition. It also controls the three states of CVb signal (pin 21) if MS1
is LOW. When ENCV is HIGH, the pin CVb is an output and when LOW, it is in high
impedance state. However, if MS1 is HIGH, CVb is always an input.
2
2
MS0
Mode select ‘0’ input (TTL compatible) - This input in conjunction with MS1 (pin 4) selects
the major mode of operation for both DPLLs. (Refer to Tables 1 and 2.)
3
3
C12i
12.352 MHz Clock input (TTL compatible) - Master clock input for DPLL #1.
4
6
MS1
Mode select-1 input (TTL compatible) - This input in conjunction with MS0 (pin 2) selects
the major mode of operation for both DPLLs. (Refer to Tables 1 and 2.)
5
7
F0i
Frame pulse input (TTL compatible) - This is the frame pulse input at 8 kHz. DPLL #1
locks to the falling edge of this input to generate T1 (1.544 MHz) clock.
6
8
F0b
Frame pulse Bidirectional (TTL compatible input and Totem-pole output) - Depending
on the minor mode selected for DPLL #2, it provides the 8 kHz frame pulse output or acts as
an input to an external frame pulse.
7
9
MS2
Mode select-2 input (TTL compatible) - This input in conjunction with MS3 (pin 17) selects
the minor mode of operation for DPLL #2. (Refer to Table 3.)
8
10
C16i
16.384 MHz Clock input (TTL compatible) - Master clock input for DPLL #2.
9
11
ENC4o Enable 4.096 MHz clock (TTL compatible input) - This active high input enables C4o (pin
11) output. When LOW, the output C4o is in high impedance condition.
10
12
C8Kb Clock 8 kHz Bidirectional (TTL compatible input and Totem-pole output) - This is the 8
kHz input signal on the falling edge of which the DPLL #2 locks during its NORMAL mode.
When DPLL #2 is in SINGLE CLOCK mode, this pin outputs an 8 kHz internal signal
provided by DPLL #1 which is also connected internally to DPLL #2.
11
13
C4o
Clock 4.096 MHz (Three state output) - This is the inverse of the signal appearing on pin
13 (C4b) at 4.096 MHz and has a rising edge in the frame pulse (F0b) window. The high
impedance state of this output is controlled by ENC4o (pin 9).
12
14
VSS
Ground (0 Volt)
CMOS
MT8941B
Pin Description (continued)
Pin #
Name
Description
15
C4b
Clock 4.096 MHz- Bidirectional (TTL compatible input and Totem-pole output) - When
the mode select bit MS3 (pin 17) is HIGH, it provides the 4.096 MHz clock output with the
falling edge in the frame pulse (F0b) window. When pin 17 is LOW, C4b is an input to an
external clock at 4.096 MHz.
14
16
C2o
Clock 2.048 MHz (Three state output) - This is the divide by two output of C4b (pin 13) and
has a falling edge in the frame pulse (F0b) window. The high impedance state of this output
is controlled by ENC2o (pin 16).
15
17
C2o
Clock 2.048 MHz (Three state output) - This is the divide by two output of C4b (pin 13) and
has a rising edge in the frame pulse (F0b) window. The high impedance state of this output is
controlled by ENC2o (pin 16).
16
19
17
20
MS3
Mode select 3 input (TTL compatible) - This input in conjunction with MS2 (pin 7) selects
the minor mode of operation for DPLL #2. (Refer to Table 3.)
18,
19
21,
22
Ai, Bi
Inputs A and B (TTL compatible) -These are the two inputs of the uncommitted NAND
gate.
20
23
Yo
21
24
CVb
Variable clock Bidirectional (TTL compatible input and Totem-pole output) - When
acting as an output (MS1-LOW) during the NORMAL mode of DPLL #1, this pin provides the
1.544 MHz clock locked to the input frame pulse F0i (pin 5). When MS1 is HIGH, it is an
input to an external clock at 1.544 MHz or 2.048 MHz to provide the internal signal at 8 kHz
to DPLL #2.
22
26
CV
Variable clock (Three state output) - This is the inverse output of the signal appearing on
pin 21, the high impedance state of which is controlled by ENCV (pin 1).
23
27
RST
Reset (Schmitt trigger input) - This input (active LOW) puts the MT8941B in its reset state.
To guarantee proper operation, the device must be reset after power-up. The time constant
for a power-up reset circuit (see Figures 9-13) must be a minimum of five times the rise time
of the power supply. In normal operation, the RST pin must be held low for a minimum of
60nsec to reset the device.
24
28
VDD
VDD (+5V) Power supply.
4,
5,
18,
25
NC
No Connection.
DIP
PLCC
13
ENC2o Enable 2.048 MHz clock (TTL compatible input) - This active high input enables both C2o
and C2o outputs (pins 14 and 15). When LOW, these outputs are in high impedance
condition.
Output Y (Totem pole output) - Output of the uncommitted NAND gate.
3
MT8941B
CMOS
Functional Description
C8Kb (DPLL #2)
or F0i (DPLL #1)
The MT8941B is a dual digital phase-locked loop
providing the timing and synchronization signals to
the interface circuits for T1 and CEPT (30+2)
Primary Multiplex Digital Transmission links. As
shown in the functional block diagram (see Figure 1),
the MT8941B has two digital phase-locked loops
(DPLLs), associated output controls and the mode
selection logic circuits. The two DPLLs, although
similar in principle, operate independently to provide
T1 (1.544 MHz) and CEPT (2.048 MHz) transmission
clocks and ST-BUS timing signals.
The principle of operation behind the two DPLLs is
shown in Figure 3. A master clock is divided down to
8 kHz where it is compared with the 8 kHz input, and
depending on the output of the phase comparison,
the master clock frequency is corrected.
Master clock
(12.352 MHz /
16.384 MHz)
Frequency
Correction
÷8
sampling edge
Internal
8 kHz
correction
CS
F0b
(DPLL #2)
correction
speed-up
region
slow-down
region
tCS
no-correction
tCSF
DPLL #1: tCS = 4 × TP12 ± 0.5 × TP12
DPLL #2: tCS = 512 × TP16 ± 0.5 × TP16
tCSF = 766 × TP16
where, TP12 is the 12.352 MHz master clock oscillator period
for DPLL #1 and TP16 is the 16.384 MHz master clock period
for DPLL #2.
Figure 4 - Phase Comparison
reference signal will be aligned with the falling edge
of CS if the reference signal is faster than the
internal 8 kHz signal.
Input-to-Output Phase Relationship
Output
(1.544 MHz /
2.048 MHz)
Input (8 kHz)
Phase
Comparison
÷ 193 /
÷ 256
Figure 3 - DPLL Principle
The MT8941B achieves the frequency correction in
both directions by using three methods; speed-up,
slow-down and no-correction.
As shown in Figure 4, the falling edge of the 8 kHz
input signal (C8Kb for DPLL #2 or F0i for DPLL # 1)
is used to sample the internally generated 8 kHz
clock and the correction signal (CS) once in every
frame (125 µs). If the sampled CS is “1”, then the
DPLL makes a speed-up or slow-down correction
depending upon the sampled value of the internal 8
kHz signal. A sampled ”0” or “1” causes the
frequency correction circuit to respectively stretch or
shrink the master clock by half a period at one
instant in the frame. If the sampled CS is “0”, then
the DPLL makes no correction on the master clock
input. Note that since the internal 8 kHz signal and
the CS signal are derived from the master clock, a
correction will cause both clocks to stretch or shrink
simultaneously by an amount equal to half the period
of the master clock.
Once in synchronization, the falling edge of the
reference signal (C8Kb or F0i) will be aligned with
either the falling or the rising edge of CS. It is aligned
with the rising edge of CS when the reference signal
is slower than the internal 8 kHz signal. On the other
hand, the falling edge of the
4
The no-correction window size is 324 ns for DPLL #1
and 32 µs for DPLL #2. It is possible for the relative
phase of the reference signal to swing inside the nocorrection window depending on its jitter and the
relative drift of the master clock. As a result, the
phase relationship between the input signal and the
output clocks (and frame pulse in case of DPLL #2)
may vary up to a maximum of window size. This
situation is illustrated in Figure 4. The maximum
phase variation for DPLL #1 is 324 ns and for DPLL
#2 it is 32µs. However, this phase difference can be
absorbed by the input jitter buffer of Mitel’s T1/CEPT
devices.
The no-correction window acts as a filter for low
frequency jitter and wander since the DPLL does not
track the reference signal inside it. The size of the
no-correction window is less than or equal to the size
of the input jitter buffer on the T1 and CEPT devices
to guarantee that no slip will occur in the received
T1/CEPT frame.
The circuit will remain in synchronization as long as
the input frequency is within the lock-in range of the
DPLLs (refer to the section on “Jitter Performance
and Lock-in Range” for further details). The lock-in
range is wide enough to meet the CCITT line rate
specification (1.544 MHz ±32 ppm and 2.048 MHz
±50 ppm) for the High Capacity Terrestrial Digital
Service.
The phase sampling is done once in a frame (8 kHz)
for each DPLL. The divisions are set at 8 and 193 for
DPLL #1, which locks to the falling edge of the input
CMOS
at 8 kHz to generate T1 (1.544 MHz) clock. For
DPLL #2, the divisions are set at 8 and 256 to
provide the CEPT/ST-BUS clock at 2.048 MHz
synchronized to the falling edge of the input signal (8
kHz). The master clock source is specified to be
12.352 MHz for DPLL #1 and 16.384 MHz for DPLL
#2 over the entire temperature range of operation.
The inputs MS0 to MS3 are used to select the
operating mode of the MT8941B, see Tables 1 to 4.
All the outputs are controlled to the high impedance
condition by their respective enable controls. The
uncommitted NAND gate is available for use in
applications involving Mitel’s MT8976/ MH89760 (T1
Interfaces)
and
MT8979/MH89790
(CEPT
Interfaces).
M
S
0
M
S
1
Mode of
Operation
Function
X
0
NORMAL
Provides the T1 (1.544 MHz) clock
synchronized to the falling edge of
the input frame pulse (F0i).
0
1
DIVIDE-1
DPLL #1 divides the CVb input by
193. The divided output is
connected to DPLL #2.
1
1
DIVIDE-2
DPLL #1 divides the CVb input by
256. The divided output is
connected to DPLL #2.
Note:
X: indicates don’t care
Table 1. Major Modes of DPLL #1
M M
S S
0 1
Mode of
Operation
0
0
NORMAL
1
0
Modes of Operation
The operation of the MT8941B is categorized into
major modes and minor modes. The major modes
are defined for both DPLLs by the mode select pins
MS0 and MS1. The minor modes are selected by
pins MS2 and MS3 and are applicable only to DPLL
#2. There are no minor modes for DPLL #1.
0
1
SINGLE
CLOCK-1
1
1
SINGLE
CLOCK-2
In NORMAL mode, DPLL #2 provides the CEPT/STBUS compatible timing signals locked to the falling
edge of the 8 kHz input signal (C8Kb). These
signals are 4.096 MHz (C4o and C4b) and 2.048
MHz (C2o and C2o) clocks, and the 8 kHz frame
pulse (F0b) derived from the 16.384 MHz master
clock. This mode can be the same as the FREERUN mode if the C8Kb pin is tied to VDD or VSS.
Provides CEPT/ST-BUS timing
signals locked to the falling edge of
the 8 kHz input signal at C8Kb.
Provides CEPT/ST-BUS timing
signals locked to the falling edge of
the 8 kHz internal signal provided by
DPLL #1.
Provides CEPT/ST-BUS timing
signals locked to the falling edge of
the 8 kHz internal signal provided by
DPLL #1.
Table 2. Major Modes of DPLL #2
M
S
2
M
S
3
1
Provides CEPT/ST-BUS 4.096 MHz and 2.048
1 MHz clocks and 8kHz frame pulse depending on
the major mode selected.
0
Provides CEPT/ST-BUS 4.096 MHz & 2.048 MHz
clocks depending on the major mode selected
1 while F0b acts as an input. However, the input on
F0b has no effect on the operation of DPLL #2
unless it is in FREE-RUN mode.
0
Overrides the major mode selected and accepts
properly phase related external 4.096 MHz clock
0
and 8 kHz frame pulse to provide the ST-BUS
compatible clock at 2.048 MHz.
1
0
Major modes of DPLL #2
There are four major modes for DPLL #2 selectable
by MS0 and MS1, as shown in Table 2. In all these
modes DPLL #2 provides the CEPT PCM30 timing,
and the ST-BUS clock and framing signals.
Function
Provides CEPT/ST-BUS timing and
FREE-RUN framing signals with no external
inputs, except the master clock.
Major modes of DPLL #1
DPLL #1 can be operated in three major modes as
selected by MS0 and MS1 (Table 1). When MS1 is
LOW, it is in NORMAL mode, which provides a T1
(1.544 MHz) clock signal locked to the falling edge
of the input frame pulse F0i (8 kHz). DPLL #1
requires a master clock input of 12.352 MHz (C12i).
In the second and third major modes (MS1 is HIGH),
DPLL #1 is set to DIVIDE an external 1.544 MHz or
2.048 MHz signal applied at CVb (pin 21). The
division can be set by MS0 to be either 193 (LOW) or
256 (HIGH). In these modes, the 8 kHz output at
C8Kb is connected internally to DPLL #2, which
operates in SINGLE CLOCK mode.
MT8941B
Functional Description
Overrides the major mode selected and accepts a
4.096 MHz external clock to provide the ST-BUS
clock and frame pulse at 2.048 MHz and 8 kHz,
respectively.
Table 3. Minor Modes of DPLL #2
In FREE-RUN mode, DPLL #2 generates the standalone CEPT and ST-BUS timing and framing signals
with no external inputs except the master clock set at
16.384 MHz. The DPLL makes no correction in this
configuration and provides the timing signals without
any jitter.
5
MT8941B
CMOS
The operation of DPLL #2 in SINGLE CLOCK-1
mode is identical to SINGLE CLOCK-2 mode,
providing the CEPT and ST-BUS compatible timing
signals synchro-nized to the internal 8 kHz signal
obtained from DPLL#1 in DIVIDE mode. When
SINGLE CLOCK-1 mode is selected for DPLL #2, it
automatically selects the DIVIDE-1 mode for DPLL
#1, and thus, an external 1.544 MHz clock signal
applied at CVb (pin 21) is divided by DPLL #1 to
generate the internal signal at 8 kHz on to which
DPLL #2 locks. Similarly when SINGLE CLOCK-2
mode is selected, DPLL #1 is in DIVIDE-2 mode,
with an external signal of 2.048 MHz providing the
internal 8 kHz signal to DPLL #2. In both these
modes, this internal signal is available on C8Kb (pin
Mode
#
M
S
0
M
S
1
M
S
2
0
0
0
0
1
0
0
0
1
2
0
0
1
0
3
0
0
1
1
4
0
1
0
5
0
1
6
0
1
Minor modes of DPLL #2
The minor modes for DPLL #2 depends upon the
status of the mode select bits MS2 and MS3 (pins 7
and 17).
Operating Modes
M
S
3
0
10) and DPLL #2 locks to the falling edge to provide
the CEPT and ST-BUS compatible timing signals.
This is in contrast to the Normal mode where these
timing signals are synchronized with the falling edge
of the 8 kHz signal on C8Kb.
DPLL #1
NORMAL MODE:
Provides the T1 (1.544 MHz) clock
synchronized to the falling edge of the input
frame pulse (F0i).
NORMAL MODE
NORMAL MODE
DPLL #2
Properly phase related External 4.096 MHz
clock and 8 kHz frame pulse provide the STBUS clock at 2.048 MHz.
NORMAL MODE:
F0b is an input but has no function in this mode.
External 4.096 MHz provides the ST-BUS clock
and Frame Pulse at 2.048 MHz and 8 kHz,
respectively.
NORMAL MODE
NORMAL MODE:
Provides the CEPT/ST-BUS compatible timing
signals locked to the 8 kHz input signal (C8Kb).
0
DIVIDE-1 MODE
Same as mode ‘0’.
0
1
DIVIDE-1 MODE
SINGLE CLOCK-1 MODE
F0b is an input but has no function in this mode.
1
0
DIVIDE-1 MODE
Same as mode 2.
DIVIDE-1 MODE:
Divides the CVb input by 193. The divided
output is connected to DPLL #2.
SINGLE CLOCK-1 MODE:
Provides the CEPT/ST-BUS compatible timing
signals locked to the 8 kHz internal signal
provided by DPLL #1.
NORMAL MODE
Same as mode ‘0’.
NORMAL MODE
F0b is an input and DPLL #2 locks on to
it only if it is at 16 kHz to provide the ST-BUS
control signals.
NORMAL MODE
Same as mode 2.
NORMAL MODE
FREE-RUN MODE:
Provides the ST-BUS timing signals with no
external inputs except the master clock.
DIVIDE-2 MODE
Same as mode ‘0’.
DIVIDE-2 MODE
SINGLE CLOCK-2 MODE:
F0b is an input but has no function in this mode.
7
0
1
1
1
8
1
0
0
0
9
1
0
0
1
10
1
0
1
0
11
1
0
1
1
12
1
1
0
0
13
1
1
0
1
14
1
1
1
0
DIVIDE-2 MODE
Same as mode 2.
1
DIVIDE-2 MODE:
Divides the CVb input by 256. The divided
output is connected to DPLL#2.
SINGLE CLOCK-2 MODE:
Provides the CEPT/ST-BUS compatible timing
signals locked to the 8 kHz internal signal
provided by DPLL #1.
15
1
1
1
Table 4. Summary of Modes of Operation - DPLL #1 and #2
6
CMOS
When MS3 is HIGH, DPLL #2 operates in any of the
major modes selected by MS0 and MS1. When MS3
is LOW, it overrides the major mode selected and
DPLL#2 accepts an external clock of 4.096 MHz on
C4b (pin 13) to provide the 2.048 MHz clocks (C2o
and C2o) and the 8 kHz frame pulse (F0b)
compatible with the ST-BUS format. The mode select
bit MS2 controls the direction of the signal on F0b
(pin 6).
When MS2 is LOW, the F0b pin is an 8 kHz frame
pulse input. This input is effective only when MS3 is
also LOW and pin C4b is fed by a 4.096 MHz clock,
which has a proper phase relationship with the
signal on F0b (refer Figure 18). Otherwise, the input
on pin F0b will have no bearing on the operation of
DPLL #2, unless it is in FREE-RUN mode as
selected by MS0 and MS1. In FREE-RUN mode,
the input on F0b is treated the same way as the
C8Kb input is in NORMAL mode. The frequency of
the signal on F0b should be 16 kHz for DPLL #2 to
lock and generate the ST-BUS compatible clocks at
4.096 MHz and 2.048 MHz.
When MS2 is HIGH, the F0b pin provides the frame
pulse output compatible with the ST-BUS format and
locked to the internal or external input signal as
determined by the other mode select pins.
Table 4 summarizes the modes of the two DPLL. It
should be noted that each of the major modes
selected for DPLL #2 can have any of the minor
modes, although some of the combinations are
Mode
#
F0b
(kHz)
C4b
(MHz)
C8Kb
(kHz)
CVb
(MHz)
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
i:8
i:X
o:8
o:8
i:8
i:X
o:8
o:8
i:8
i:16
o:8
o:8
i:8
i:X
o:8
o:8
i:4.096
o:4.096
i:4.096
o:4.096
i:4.096
o:4.096
i:4.096
o:4.096
i:4.096
o:4.096
i:4.096
o:4.096
i:4.096
o:4.096
i:4.096
o:4.096
i:X
i:8
i:X
i:8
i:X
o:8
i:X
o:8
i:X
i:X
i:X
i:X
i:X
o:8
i:X
o:8
o:1.544
o:1.544
o:1.544
o:1.544
i:1.544
i:1.544
i:1.544
i:1.544
o:1.544
o:1.544
o:1.544
o:1.544
i:2.408
i:2.408
i:2.408
i:2.408
Table 5. Functions of the Bidirectional Signals
in Each Mode
Notes:
i
o
X
: Input
: Output
: “don’t care” input. Connect to VDD or V SS.
MT8941B
functionally similar. The required operation of both
DPLL #1 and DPLL #2 must be considered when
determining MS0-MS3.
The direction and frequency of each of the
bidirectional signals are listed in Table 5 for each of
the given modes in Table 4.
Jitter Performance and Lock-in Range
The output jitter of a DPLL is composed of the
intrinsic jitter, measured when no jitter is present at
the input, and the output jitter resulting from jitter on
the input signal. The spectrum of the intrinsic jitter
for both DPLLs of the MT8941B is shown in Figure 5.
The typical peak-to-peak value for this jitter is
0.07UI. The transfer function, which is the ratio of
the output jitter to the input jitter (both measured at a
particular frequency), is shown in Figure 6 for DPLL
#1 and Figure 7 for DPLL #2. The transfer function is
measured when the peak-to-peak amplitude of the
sinusoidal input jitter conforms to the following:
10 Hz - 100 Hz
100 Hz - 10 kHz
> 10 kHz
: 13.6 µs
: 20 dB/decade roll-off
: 97.2 ns
The ability of a DPLL to phase-lock the input signal
to the reference signal and to remain locked depends
upon its lock-in range. The lock-in range of the DPLL
is specified in terms of the maximum frequency
variation in the 8 kHz reference signal. It is also
directly affected by the oscillator frequency
tolerance. Table 6 lists different values for the lock-in
range and the corresponding oscillator frequency
tolerance for DPLL #1 and DPLL #2. The smaller
the tolerance value, the larger the lock-in range.
The T1 and CEPT standards specify that, for free
running equipment, the output clock tolerance must
be less than or equal to ±32ppm and ±50ppm
respectively. This requirement restricts the
Oscillator Clock*
Tolerance (±ppm)
5
10
20
32
50
100
150
175
Lock-in Range (±Hz)
DPLL #1
2.55
2.51
2.43
2.33
2.19
1.79
1.39
1.19
DPLL #2
1.91
1.87
1.79
1.69
1.55
1.15
.75
.55
Table 6. Lock-in Range vs. Oscillator Frequency
Tolerance
* Please refer to the section on “Jitter Performance and Lock-in
Range” for recommended oscillator tolerances for DPLL #1 & #2.
7
MT8941B
CMOS
Figure 5- The Spectrum of the Inherent Jitter for either PLL
Figure 6 - The Jitter Transfer Function for PLL1
Figure 7 -The Jitter Transfer Function for PLL2
8
CMOS
oscillators of DPLL #1 and DPLL #2 to have
maximum tolerances of ±32ppm and ±50ppm
respectively.
However, if DPLL #1 and DPLL #2 are daisy-chained
as shown in Figures 9 and 10, the output clock
tolerance of DPLL #1 will be equal to that of the
DPLL #2 oscillator when DPLL #2 is free-running. In
this case, the oscillator tolerance of DPLL #1 has no
impact on its output clock tolerance. For this reason,
MT8941B
it is recommended to use a ±32 ppm oscillator for
DPLL #2 and a ±100 ppm oscillator for DPLL #1.
Differences between MT8941B and
MT8940
The MT8941B and MT8940 are pin and mode
compatible for most applications. However, the user
should take note of the following differences between
the two parts.
a) Distributed Timing
Data Bus
Line Card 1
8 kHz Reference Signal
MT8940
Clocks
M
U
X
Line Card n
8 kHz Reference Signal
MT8940
Clocks
b) Centralized Timing
Data Bus
Line Card 1
8 kHz Reference Signal
M
U
X
MT8941B
Clocks
Line Card n
8 kHz Reference Signal
Figure 8 - Application Differences between the MT8940 and MT8941B
9
MT8941B
CMOS
Besides the improved jitter performance, the
MT8941B differs from the MT8940 in three other
areas:
1. Input pins on the MT8941B do not incorporate
internal pull-up or pull-down resistors.
In
addition, the output configuration of the
bidirectional C8Kb pin has been converted from
an open drain output to a Totem-pole output.
2. The MT8941B includes a no-correction window
to filter out low frequency jitter and wander as
illustrated in Figure 4. Consequently, there is no
constant phase relationship between reference
signal F0i of DPLL # 1 or C8Kb of DPLL #2 and
the output clocks of DPLL #1 or DPLL #2.
Figure 4 shows the new phase relationship
between C8Kb and the DPLL #2 output clocks.
Figure 8 illustrates an application where the
MT8941B cannot replace the MT8940 and
suggests an alternative solution.
3. The MT8941B must be reset after power-up in
order to guarantee proper operation, which is not
the case for the MT8940.
4. For the MT8941B, DPLL #2 locks to the falling
edge of the C8Kb reference signal. DPLL#2 of
the MT8940 locks on to the rising edge of C8Kb.
5. While the MT8940 is available only in a 24 pin
plastic DIP, the MT8941B has an additional 28
pin PLCC package option.
Applications
The following figures illustrates how the MT8941B
can be used in a minimum component count
approach in providing the timing and synchronization signals for the Mitel T1 or CEPT interfaces,
and the ST-BUS. The hardware selectable modes
and the independent control over each PLL adds
flexibility to the interface circuits. It can be easily
reconfigured to provide the timing and control signals
for both the master and slave ends of the link.
Synchronization and Timing Signals for the T1
Transmission Link
Figures 9 and 10 show examples of how to generate
the timing signals for the master and slave ends of a
T1 link. At the master end of the link (Figure 9),
DPLL #2 is the source of the ST-BUS signals derived
from the crystal clock. The frame pulse output is
looped back to DPLL #1 (in NORMAL mode), which
locks to it to generate the T1 line clock. The timing
relationship between the 1.544 MHz T1 clock and the
2.048 MHz ST-BUS clock meets the requirements of
the MH89760/760B. The crystal clock at 12.352
MHz is used by DPLL #1 to generate the 1.544 MHz
clock, while DPLL #2 (in FREE-RUN mode) uses the
16.384 MHz crystal oscillator to generate the STBUS clocks for system timing. The generated STBUS signals can be used to synchronize the system
and the switching equipment at the master end.
MT8980/81
Crystal Clock
(12.352 MHz)
MT8941B
VDD
MS0
ST-BUS
SWITCH
MH89760B
MS1
MS2
MS3
C1.5i
CVb
C2i
F0i
C12i
F0i
C4b
ENCV
C8Kb
DSTo
CSTi
CSTo
C2o
TxT
C16i
ENC4o
ENC2o
TxR
F0b
RxR
VSS
TRANSMIT
T1
LINK
(1.544 Mbps)
RxT
Crystal Clock
(16.384 MHz)
DSTi
RECEIVE
RST
Mode of Operation for the MT8941B
VDD
C
R
DPLL #1 - NORMAL (MS0 = X; MS1 = 0)
DPLL #2 - FREE-RUN (MS0=1; MS2=1; MS3=1)
Figure 9 - Synchronization at the Master End of the T1 Transmission Link
10
CMOS
MT8941B
MT8980/81
MT8941B
Crystal Clock
(12.352 MHz)
MS0
VDD
MS1
MS2
MS3
CVb
C1.5i
C2i
F0i
C12i
C4b
ENCV
C8Kb
C16i
ENC4o
ENC2o
ST-BUS
SWITCH
MH89760B
DSTi
DSTo
F0i
CSTi
E8Ko
C2o
CSTo
TxT
TRANSMIT
TxR
F0b
RxT
RECEIVE
T1
LINK
(1.544 Mbps)
RxR
VSS
Crystal Clock
RST
(16.384 MHz)
Mode of Operation for the MT8941B
R
C
VDD
DPLL #1 - NORMAL ( MS1=0)
DPLL #2 - NORMAL (MS0=0; MS1=0; MS2=1; MS3=1)
Figure 10 - Synchronization at the Slave End of the T1 Transmission Link
MT8941B
MT8980/81
VDD
MS0
MH89790B
MS1
MS2
MS3
ST-BUS
SWITCH
C4b
DSTi
C2i
F0i
C12i
F0i
C2o
ENCV
C8Kb
Crystal Clock
(16.384 MHz)
DSTo
CSTi0
CSTi1
C16i
CSTo
F0b
ENC4o
ENC2o
OUTA
TRANSMIT
OUTB
Yo
RxT
RECEIVE
VSS
RST
RxR
VDD
C
CEPT
PRIMARY
MULTIPLEX
DIGITAL
LINK
R
Mode of Operation for the MT8941B
DPLL #1 - NOT USED
DPLL #2 - FREE-RUN
(MS0=1; MS1=0; MS2=1; MS3=1)
Figure 11 - Synchronization at the Master End of the CEPT Digital Transmission Link
At the slave end of the link (Figure 10) both the
DPLLs are in NORMAL mode, with DPLL #2
providing the ST-BUS timing signals locked to the 8
kHz frame pulse (E8Ko) extracted from the received
signal on the T1 line. The regenerated frame pulse
is looped back to DPLL #1 to provide the T1 line
clock, which is the same as the master end.
The 12.352 MHz and 16.384 MHz crystal clock
sources are necessary for DPLL #1 and #2,
respectively.
Synchronization and Timing Signals for the
CEPT Transmission Link
The MT8941B can be used to provide the timing and
synchronization signals for the MH89790/790B,
Mitel’s CEPT (30+2) Digital Trunk Interface Hybrid.
Since the operational frequencies of the ST-BUS and
the CEPT primary multiplex digital trunk are the
same, only DPLL #2 is required.
11
MT8941B
CMOS
MT8980/81
MT8941B
VDD
MS0
MS1
MS2
MS3
F0i
C12i
C4b
(16.384 MHz)
DSTi
C2o
ENCV
C8Kb
C16i
ENC4o
ENC2o
Crystal Clock
ST-BUS
SWITCH
MH89790B
C2i
DSTo
F0i
CSTi0
E8Ko
CSTi1
CSTo
F0b
OUTA
TRANSMIT
OUTB
Yo
VSS
RxT
RST
RECEIVE
CEPT
PRIMARY
MULTIPLEX
DIGITAL
LINK
RxR
Mode of Operation for the MT8941B
R
C
VDD
DPLL #1 - NOT USED
DPLL #2 - NORMAL (MS0=0; MS1=0; MS2=1; MS3=1)
Figure 12 - Synchronization at the Slave End of the CEPT Digital Transmission Link
Figures 11 and 12 show how the MT8941B can be
used to synchronize the ST-BUS to the CEPT
transmission link at the master and slave ends.
Generation of ST-BUS Timing Signals
The MT8941B can source the properly formatted STBUS timing and control signals with no external
inputs except the crystal clock. This can be used as
the standard timing source for ST-BUS systems or
any other system with similar clock requirements.
DPLL #1 - NOT USED
DPLL #2 - FREE-RUN MODE
(MS0=1; MS1=0;MS2=1;
MS3=1)
MT8941B
VDD
MS0
MS1
MS2
MS3
F0i
C12i
Crystal Clock
(16.384 MHz)
Figure 13 shows two such applications using DPLL
#2. In one case, the MT8941B is in FREE-RUN
mode with an oscillator input of 16.384 MHz. In the
other case, it is in NORMAL mode with the C8Kb
input tied to VDD. For these applications, DPLL #2
does not make any corrections and therefore, the
output signals are free from jitter. DPLL #1 is
completely free.
ENCV
C8Kb
C16i
ENC4o
ENC2o
Ai
Bi
VSS
C2o
ST-BUS
TIMING
SIGNALS
F0b
DPLL #1 - NOT USED
DPLL #2 - NORMAL MODE
(MS0=0; MS1=0;
MS2=1; MS3=1)
RST
C
Crystal Clock
(16.384 MHz)
C2o
R
VDD
MS0
MS1
MS2
MS3
F0i
C12i
C4o
C4b
MT8941B
C4o
ENCV
C8Kb
C16i
ENC4o
ENC2o
Ai
Bi
VSS
ST-BUS
C2o
TIMING
C2o
SIGNALS
F0b
RST
VDD
C
Figure 13 - Generation of the ST-BUS Timing Signals
12
C4b
R
VDD
MT8941B
CMOS
Absolute Maximum Ratings*- Voltages are with respect to ground (VSS) unless otherwise stated.
Parameter
Symbol
Min
Max
Units
VDD
-0.3
7.0
V
VI
VSS-0.3
VDD+0.3
V
IIK/OK
±10
mA
1
Supply Voltage
2
Voltage on any pin
3
Input/Output Diode Current
4
Output Source or Sink Current
IO
±25
mA
5
DC Supply or Ground Current
IDD/ISS
±50
mA
6
Storage Temperature
125
oC
7
Package Power Dissipation
1200
600
mW
mW
TST
Plastic DIP
PLCC
-55
PD
PD
* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.
Recommended Operating Conditions - Voltages are with respect to ground (VSS) unless otherwise stated.
Characteristics
Sym
Min
Typ‡
Max
Units
5.0
5.5
V
1
Supply Voltage
VDD
4.5
2
Input HIGH Voltage
VIH
2.0
VDD
V
3
Input LOW Voltage
VIL
VSS
0.8
V
85
oC
4
‡
Operating Temperature
TA
Typical figures are at 25°C and are for design aid only:
DC Electrical Characteristics VDD=5.0V±5%; VSS=0V; TA=-40 to 85°C.
1
25
not guaranteed and not subject to production testing.
Voltages are with respect to ground (VSS) unless otherwise stated.
Characteristics
S
U
P
-40
Test Conditions
Sym
Min
IDD
Typ‡
Max
Units
Test Conditions
8
15
mA
Under clocked condition, with the
inputs tied to the same supply
rail as the corresponding pull-up
/down resistors.
Supply Current
2
Input HIGH voltage (For all the
inputs except pin 23)
VIH
3
Positive-going threshold
voltage (For pin 23)
V+
Input LOW voltage (For all the
inputs except pin 23)
VIL
Negative-going threshold
voltage (For pin 23)
V-
1.0
Output current HIGH
IOH
-4
mA
VOH=2.4 V
Output current LOW
IOL
4
mA
VOL=0.4 V
8
Leakage current on bidirectional pins and all inputs except
C12i, C16i, RST, MS1, MS0
IIL
-100
µA
VIN=VSS
9
Leakage current on pins MS1,
MS0
IIL
4
I
N
5
6
7
O
U
T
2.0
V
3.0
4.0
V
0.8
V
1.5
V
-30
35
120
µA
VIN=VDD
Leakage current on all threeIIL
-10
±1
+10
µA
VI/O=VSS or VDD
state outputs and C12i, C16i,
RST inputs
Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
10
‡
13
MT8941B
CMOS
AC Electrical Characteristics†- Voltages are with respect to ground (VSS) unless otherwise stated. (Refer to Figure 14)
Characteristics
Sym
Min
Typ‡
Max
Units
1
CVb output (1.544 MHz) rise
time
tr1.5
6
ns
2
CVb output (1.544 MHz) fall
time
tf1.5
6
ns
CVb output (1.544 MHz) clock
period
tP15
607
CVb output (1.544 MHz) clock
width (HIGH)
tW15H
CVb output (1.544 MHz) clock
width (LOW)
CV delay (HIGH to LOW)
3
4
5
D
P
L
L
#1
6
648
689
ns
318
324
ns
tW15L
277
363
ns
t15HL
0
10
ns
Test Conditions
85 pF Load
85 pF Load
7
CV delay (LOW to HIGH)
t15LH
-7
3
ns
† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
tP15
tf1.5
tW15H
CVb
VOH
VOL
tW15L
t15HL
tr1.5
t15LH
CV
VOH
VOL
Figure 14 - Timing Information for DPLL #1 in NORMAL Mode
AC Electrical Characteristics†- Voltages are with respect to ground (VSS) unless otherwise stated. (Refer to Figure 15)
Sym
Min
Typ‡
Max
Units
C8Kb output (8kHz) delay
(HIGH to HIGH)
tC8HH
0
10
25
ns
85 pF Load
C8Kb output (8 kHz) delay
(LOW to LOW )
tC8LL
13
34
ns
85 pF Load
%
%
In Divide -1 Mode
In Divide - 2 Mode
Characteristics
1
2
3
4
5
D
P
L
L
#1
C8Kb output duty cycle
66
50
Inverted clock output delay
(HIGH to LOW )
tICHL
0
10
25
ns
Inverted clock output delay
(LOW to HIGH)
tICLH
0
7
18
ns
Test Conditions
† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
14
CMOS
CVb
MT8941B
VIH
VIL
tICHL
CV
tICLH
VOH
VOL
tC8HH
tC8LL
VOH
C8Kb
VOL
Figure 15 - DPLL #1 in DIVIDE Mode
tWFP
F0b
VOH
VOL
tP4o
tFPL
tFPH
tfC4
tW4oH
trC4
VOH
C4b
VOL
tW4oL
t4oLH
t4oHL
VOH
C4o
VOL
t42LH
t42HL
tP2o
tW2oH
tfC2
trC2
VOH
C2o
VOL
tW2oL
t2oLH
t2oHL
VOH
C2o
VOL
Figure 16 - Timing Information on DPLL #2 Outputs
15
MT8941B
CMOS
AC Electrical Characteristics†-Voltages are with respect to ground (VSS) unless otherwise stated.(Refer to Figure 16)
Characteristics
Sym
Min
Typ‡
Max
Units
tP4o
213
244
275
ns
Test Conditions
1
C4b output clock period
2
C4b output clock width (HIGH)
tW4oH
85
159
ns
3
C4b output clock width (LOW)
tW4oL
116
122
ns
4
C4b output clock rise time
trC4
6
ns
85 pF Load
5
C4b clock output fall time
tfC4
6
ns
85 pF Load
6
Frame pulse output delay
(HIGH to LOW) from C4b
tFPL
0
13
ns
7
Frame pulse output delay
(LOW to HIGH) from C4b
tFPH
0
8
ns
Frame pulse (F0b) width
tWFP
225
245
ns
C4o delay - LOW to HIGH
t4oLH
0
15
ns
C4o delay - HIGH to LOW
t4oHL
0
20
ns
C4b to C2o delay (LOW to
HIGH)
t42LH
0
3
ns
12
C4b to C2o delay (HIGH to
LOW)
t42HL
0
6
ns
13
C2o clock period
tP2o
457
519
ns
14
C2o clock width ( HIGH )
tW2oH
207
280
ns
15
C2o clock width ( LOW )
tW2oL
238
244
ns
16
C2o clock rise time
trC2
6
ns
85 pF Load
17
C2o clock fall time
tfC2
6
ns
85 pF Load
18
C2o delay - LOW to HIGH
8
9
10
D
P
L
L
11
#2
t2oLH
-5
488
2
85 pF Load
85 pF Load
85 pF Load
85 pF Load
ns
19
C2o delay - HIGH to LOW
t2oHL
0
5
7
ns
† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
16
CMOS
MT8941B
AC Electrical Characteristics† - Voltages are with respect to ground (VSS) unless otherwise stated. (Refer to Figure 14)
Characteristics
Sym
Typ‡
Min
Max
Units
Test Conditions
1
Master clocks input rise time
tr
10
ns
2
Master clocks input fall time
tf
10
ns
3 C
L
O
4
C
K
S
5
Master clock period
(12.352MHz)*
tP12
80.943
80.958
80.974
ns
For DPLL #1, while operating to
provide the T1 clock signal.
Master clock period
(16.384MHz)*
tP16
61.023
61.035
61.046
ns
For DPLL #2, while operating to
provide the CEPT and ST-BUS
timing signals.
45
50
55
%
6
Lock-in Range
+2.33
+1.69
Hz
Duty Cycle of master clocks
DPLL #1
DPLL #2
-2.33
-1.69
With the Master frequency
tolerance at ±32 ppm.
† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
* Please review the section on "Jitter Performance and Lock-in Range".
tr
Master clock
inputs
tf
2.4 V
1.5 V
0.4 V
tP12 or tP16
Figure 17 - Master Clock Inputs
AC Electrical Characteristics†- Voltages are with respect to ground (VSS) unless otherwise stated. (Refer to Figure 18)
Characteristics
Sym
Min
Typ‡
Max
Units
1
F0b input pulse width (LOW)
tWFP
244
ns
2
C4b input clock period
tP4o
244
ns
3
Frame pulse (F0b) setup time
tFS
50
ns
Test Conditions
tFH
25
ns
4 Frame pulse (F0b) hold time
† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
tWFP
VIH
F0b
VIL
tFH
VIH
C4b
VIL
tFS
tP4o
Figure 18 - External Inputs on C4b and F0b for the DPLL #2
17
MT8941B
CMOS
AC Electrical Characteristics†- Voltages are with respect to ground (VSS) unless otherwise stated. (Refer to Figure 19)
Characteristics
1
2
3
O
U
T
P
U
T
4
Sym
Min
Typ‡
Max
Units
Test Conditions
Delay from Enable to Output
(HIGH to THREE STATE)
tPHZ
16
ns
85 pF Load
Delay from Enable to Output
(LOW to THREE STATE)
tPLZ
12
ns
85 pF Load
Delay from Enable to Output
(THREE STATE to HIGH)
tPZH
11
ns
85 pF Load
Delay from Enable to Output
(THREE STATE to LOW)
tPZL
16
ns
85 pF Load
50
† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
tf
6 ns
tr
6 ns
3.0 V
2.7 V
1.3 V
0.3 V
Enable
Input
tPZL
tPLZ
Output
LOW to
OFF
1.3 V
10%
tPHZ
tPZH
90%
Output
HIGH
to OFF
1.3 V
Outputs
Enabled
Outputs
Disabled
Outputs
Enabled
Figure 19 - Three State Outputs and Enable Timings
AC Electrical Characteristics† - Uncommitted NAND Gate
Voltages are with respect to ground (VSS) unless otherwise stated.
Characteristics
Sym
Min
Typ‡
Max
Units
Test Conditions
1
Propagation delay (LOW to
HIGH), input Ai or Bi to output
tPLH
11
ns
85 pF Load
2
Propagation delay (HIGH to
LOW), input Ai or Bi to output
tPHL
15
ns
85 pF Load
† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
18
Package Outlines
F
A
G
D1
D2
D
H
E
E1
e: (lead coplanarity)
A1
Notes:
1) Not to scale
2) Dimensions in inches
3) (Dimensions in millimeters)
4) For D & E add for allowable Mold Protrusion 0.010"
I
E2
20-Pin
28-Pin
44-Pin
68-Pin
84-Pin
Dim
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
A
0.165
(4.20)
0.180
(4.57)
0.165
(4.20)
0.180
(4.57)
0.165
(4.20)
0.180
(4.57)
0.165
(4.20)
0.200
(5.08)
0.165
(4.20)
0.200
(5.08)
A1
0.090
(2.29)
0.120
(3.04)
0.090
(2.29)
0.120
(3.04)
0.090
(2.29)
0.120
(3.04)
0.090
(2.29)
0.130
(3.30)
0.090
(2.29)
0.130
(3.30)
D/E
0.385
(9.78)
0.395
(10.03)
0.485
(12.32)
0.495
(12.57)
0.685
(17.40)
0.695
(17.65)
0.985
(25.02)
0.995
(25.27)
1.185
(30.10)
1.195
(30.35)
D1/E1
0.350
(8.890)
0.356
0.450
0.456
0.650
0.656
0.950
0.958
1.150
1.158
(9.042) (11.430) (11.582) (16.510) (16.662) (24.130) (24.333) (29.210) (29.413)
D2/E2
0.290
(7.37)
0.330
(8.38)
0.390
(9.91)
0.430
(10.92)
0.590
(14.99)
0.630
(16.00)
0.890
(22.61)
0.930
(23.62)
1.090
(27.69)
1.130
(28.70)
e
0
0.004
0
0.004
0
0.004
0
0.004
0
0.004
F
0.026
(0.661)
0.032
(0.812)
0.026
(0.661)
0.032
(0.812)
0.026
(0.661)
0.032
(0.812)
0.026
(0.661)
0.032
(0.812)
0.026
(0.661)
0.032
(0.812)
G
0.013
(0.331)
0.021
(0.533)
0.013
(0.331)
0.021
(0.533)
0.013
(0.331)
0.021
(0.533)
0.013
(0.331)
0.021
(0.533)
0.013
(0.331)
0.021
(0.533)
H
I
0.050 BSC
(1.27 BSC)
0.020
(0.51)
0.050 BSC
(1.27 BSC)
0.020
(0.51)
0.050 BSC
(1.27 BSC)
0.020
(0.51)
Plastic J-Lead Chip Carrier - P-Suffix
General-10
0.050 BSC
(1.27 BSC)
0.020
(0.51)
0.050 BSC
(1.27 BSC)
0.020
(0.51)
Package Outlines
3
2
1
E1
E
n-2 n-1 n
D
A2
A
L
C
eA
b2
e
eC
eB
b
Notes:
D1
1) Not to scale
2) Dimensions in inches
3) (Dimensions in millimeters)
Plastic Dual-In-Line Packages (PDIP) - E Suffix
DIM
8-Pin
16-Pin
18-Pin
20-Pin
Plastic
Plastic
Plastic
Plastic
Min
A
Max
Min
0.210 (5.33)
Max
Min
0.210 (5.33)
Max
Min
0.210 (5.33)
Max
0.210 (5.33)
A2
0.115 (2.92)
0.195 (4.95)
0.115 (2.92)
0.195 (4.95)
0.115 (2.92)
0.195 (4.95)
0.115 (2.92)
0.195 (4.95)
b
0.014 (0.356)
0.022 (0.558)
0.014 (0.356)
0.022 (0.558)
0.014 (0.356)
0.022 (0.558)
0.014 (0.356)
0.022 (0.558)
b2
0.045 (1.14)
0.070 (1.77)
0.045 (1.14)
0.070 (1.77)
0.045 (1.14)
0.070 (1.77)
0.045 (1.14)
0.070 (1.77)
C
0.008
(0.203)
0.014 (0.356)
0.008 (0.203)
0.014(0.356)
0.008 (0.203)
0.014 (0.356)
0.008 (0.203)
0.014 (0.356)
D
0.355 (9.02)
0.400 (10.16)
0.780 (19.81)
0.800 (20.32)
0.880 (22.35)
0.920 (23.37)
0.980 (24.89)
1.060 (26.9)
D1
0.005 (0.13)
E
0.300 (7.62)
0.325 (8.26)
0.300 (7.62)
0.325 (8.26)
0.300 (7.62)
0.325 (8.26)
0.300 (7.62)
0.325 (8.26)
E1
0.240 (6.10)
0.280 (7.11)
0.240 (6.10)
0.280 (7.11)
0.240 (6.10)
0.280 (7.11)
0.240 (6.10)
0.280 (7.11)
0.005 (0.13)
0.005 (0.13)
0.005 (0.13)
e
0.100 BSC (2.54)
0.100 BSC (2.54)
0.100 BSC (2.54)
0.100 BSC (2.54)
eA
0.300 BSC (7.62)
0.300 BSC (7.62)
0.300 BSC (7.62)
0.300 BSC (7.62)
L
0.115 (2.92)
eB
eC
0.150 (3.81)
0.115 (2.92)
0.430 (10.92)
0
0.060 (1.52)
0.150 (3.81)
0.430 (10.92)
0
0.060 (1.52)
NOTE: Controlling dimensions in parenthesis ( ) are in millimeters.
General-8
0.115 (2.92)
0.150 (3.81)
0.115 (2.92)
0.430 (10.92)
0
0.060 (1.52)
0.150 (3.81)
0.430 (10.92)
0
0.060 (1.52)
Package Outlines
3
2
1
E1
E
n-2 n-1 n
D
α
A2
A
L
C
eA
b2
e
eB
b
Notes:
D1
1) Not to scale
2) Dimensions in inches
3) (Dimensions in millimeters)
Plastic Dual-In-Line Packages (PDIP) - E Suffix
DIM
22-Pin
24-Pin
28-Pin
40-Pin
Plastic
Plastic
Plastic
Plastic
Min
A
Max
Min
0.210 (5.33)
Max
Min
0.250 (6.35)
Max
Min
0.250 (6.35)
Max
0.250 (6.35)
A2
0.125 (3.18)
0.195 (4.95)
0.125 (3.18)
0.195 (4.95)
0.125 (3.18)
0.195 (4.95)
0.125 (3.18)
0.195 (4.95)
b
0.014 (0.356)
0.022 (0.558)
0.014 (0.356)
0.022 (0.558)
0.014 (0.356)
0.022 (0.558)
0.014 (0.356)
0.022 (0.558)
b2
0.045 (1.15)
0.070 (1.77)
0.030 (0.77)
0.070 (1.77)
0.030 (0.77)
0.070 (1.77)
0.030 (0.77)
0.070 (1.77)
C
0.008 (0.204)
0.015 (0.381)
0.008 (0.204)
0.015 (0.381)
0.008 (0.204)
0.015 (0.381)
0.008 (0.204)
0.015 (0.381)
D
1.050 (26.67)
1.120 (28.44)
1.150 (29.3)
1.290 (32.7)
1.380 (35.1)
1.565 (39.7)
1.980 (50.3)
2.095 (53.2)
D1
0.005 (0.13)
E
0.390 (9.91)
0.005 (0.13)
0.430 (10.92)
E
E1
0.330 (8.39)
0.380 (9.65)
E1
0.005 (0.13)
0.600 (15.24)
0.670 (17.02)
0.290 (7.37)
.330 (8.38)
0.485 (12.32)
0.580 (14.73)
0.246 (6.25)
0.254 (6.45)
0.005 (0.13)
0.600 (15.24)
0.670 (17.02)
0.600 (15.24)
0.670 (17.02)
0.485 (12.32)
0.580 (14.73)
0.485 (12.32)
0.580 (14.73)
e
0.100 BSC (2.54)
0.100 BSC (2.54)
0.100 BSC (2.54)
0.100 BSC (2.54)
eA
0.400 BSC (10.16)
0.600 BSC (15.24)
0.600 BSC (15.24)
0.600 BSC (15.24)
eA
0.300 BSC (7.62)
eB
L
α
0.430 (10.92)
0.115 (2.93)
0.160 (4.06)
0.115 (2.93)
0.200 (5.08)
15°
Shaded areas for 300 Mil Body Width 24 PDIP only
15°
0.115 (2.93)
0.200 (5.08)
15°
0.115 (2.93)
0.200 (5.08)
15°
http://www.mitelsemi.com
World Headquarters - Canada
Tel: +1 (613) 592 2122
Fax: +1 (613) 592 6909
North America
Tel: +1 (770) 486 0194
Fax: +1 (770) 631 8213
Asia/Pacific
Tel: +65 333 6193
Fax: +65 333 6192
Europe, Middle East,
and Africa (EMEA)
Tel: +44 (0) 1793 518528
Fax: +44 (0) 1793 518581
Information relating to products and services furnished herein by Mitel Corporation or its subsidiaries (collectively “Mitel”) is believed to be reliable. However, Mitel assumes no
liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of
patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or
service conveys any license, either express or implied, under patents or other intellectual property rights owned by Mitel or licensed from third parties by Mitel, whatsoever.
Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Mitel, or non-Mitel furnished goods or services may infringe patents or
other intellectual property rights owned by Mitel.
This publication is issued to provide information only and (unless agreed by Mitel in writing) may not be used, applied or reproduced for any purpose nor form part of any order or
contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this
publication are subject to change by Mitel without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or
service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific
piece of equipment. It is the user’s responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or
data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in
any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Mitel’s
conditions of sale which are available on request.
M Mitel (design) and ST-BUS are registered trademarks of MITEL Corporation
Mitel Semiconductor is an ISO 9001 Registered Company
Copyright 1999 MITEL Corporation
All Rights Reserved
Printed in CANADA
TECHNICAL DOCUMENTATION - NOT FOR RESALE