CDCDLP223 www.ti.com SCAS836 – DECEMBER 2006 3.3 V Clock Synthesizer for DLP™ Systems FEATURES • • • • • • • • • • • • • High-Performance Clock Synthesizer Uses a 20 MHz Crystal Input to Generate Multiple Output Frequencies Integrated Load Capacitance for 20 MHz Oscillator Reducing System Cost All PLL Loop Filter Components are Integrated Generates the Following Clocks: – REF CLK 20 MHz (Buffered) – XCG CLK 100 MHz With SSC – DMD CLK 200-400 MHz With Selectable SSC Very Low Period Jitter Characteristic: – ±100 ps at 20 MHz Output – ±75 ps at 100 MHz and 200–400 MHz Outputs Includes Spread-Spectrum Clocking (SSC), With Down Spread for 100 MHz and Center Spread for 200–400 MHz HCLK Differential Outputs for the 100 MHz and the 200–400 MHz Clock Operates From Single 3.3-V Supply Packaged in TSSOP20 Characterized for the Industrial Temperature Range -40°C to 85°C ESD Protection Exceeds JESD22 2000-V Human-Body Model (A114-C) – MIL-STD-883, Method 3015 TYPICAL APPLICATIONS • Central Clock Generator for DLP™ Systems DESCRIPTION The CDCDLP223 is a PLL-based high performance clock synthesizer that is optimized for use in DLP™ systems. It uses a 20 MHz crystal to generate the fundamental frequency and derives the frequencies for the 100 MHz HCLK and the 300 MHz HCLK output. Further, the CDCDLP223 generates a buffered copy of the 20 MHz Crystal Oscillator Frequency at the 20 MHz output terminal. CDCDLP223 PIN ASSIGNMENTS XIN 1 XOUT TSSOP 20 20 IREF 2 19 VDD VSS 3 18 100MHZ VDD 4 17 100MHZ 20MHZ 5 16 VSS VSS 6 15 VSS EN 7 14 300MHZ IDO 8 13 300MHZ SDATA 9 12 VSS SCLK 10 11 VDD The 100 MHz HCLK output provides the reference clock for the XDR Clock Generator (CDCD5704). Spread-spectrum clocking with 0.5% down spread, which reduces Electro Magnetic Interference (EMI), is applied in the default configuration. The spread-spectrum clocking (SSC) is turned on and off via the serial control interface. The 300 MHz HCLK output provides a 200-400 MHz clock signal for the DMD Control Logic of the DLP™ Control ASIC. Frequency selection in 20 MHz steps is possible via the serial control interface. Spread-spectrum clocking with ±1.0% or ±1.5% center spread is applied, which can be disabled via the serial control interface The CDCDLP223 features a fail safe start-up circuit, which enables the PLLs only if a sufficient supply voltage is applied and a stable oscillation is delivered from the crystal oscillator. After the crystal start-up time and the PLL stabilization time, all outputs are ready for use. The CDCDLP223 works from a single 3.3-V supply and is characterized for operation from –40°C to 85°C. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2006, Texas Instruments Incorporated CDCDLP223 www.ti.com SCAS836 – DECEMBER 2006 FUNCTIONAL BLOCK DIAGRAM XOUT 20 Mhz Crystal Oscillator 20 Mhz XIN LVTTL 100 Mhz SSC PLL 1 OUT = 100 Mhz –0.5% SSC HCLK out VDD 300 Mhz SSC PLL 2 OUT = 200-400 Mhz ±1.0% and ±1.5% SSC 150 KW EN 2-Wire Serial Interface Control Logic SCLK SDATA IREF VDD 150 KW IDO HCLK out VSS VDD TERMINAL FUNCTIONS PIN TYPE XIN TERMINAL 1 I Crystal oscillator input for 20-MHz crystal in parallel resonance XOUT 2 O Crystal oscillator output for 20-MHz crystal in parallel resonance SDATA 9 I/O Open drain Data I/O, 2-wire serial interface controller, internal 1-MΩ pullup SCLK 10 20 MHz 5 O LVTTL Clock output, 20 MHz (buffered output from crystal oscillator) 100 MHz 18 O HCLK Clock output for XDR clock generator 100 MHz 17 O HCLK Clock output for XDR clock generator 300 MHz 14 O HCLK Clock output for DMD system Clock output for DMD system 300 MHz DESCRIPTION I Interface Clock Clock input, 2-wire serial interface controller, internal 1-MΩ pullup 13 O HCLK VDD 4,11,19 Power 3.3 V Power supply VSS 3,6,12,15,16 Ground Ground IREF 20 EN 7 I LVTTL Output enable, 20 MHz, 100 MHz and 200–400 MHz outputs, 150 kΩ pullup, default = logic high IDO 8 I LVTTL Sets 2-wire serial interface ID address bit A0, 150 kΩ pull-up resistor, default = logic high O RREF to GND IREF pin for HCLK output drive-current biasing Table 1. EN Pin (20 MHz, 100 MHz and 300 MHz Clocks) EN PIN 2 DESCRIPTION 1 All HCLK outputs, and 20-MHz outputs enabled, detailed device configurations are determined by 2-wire serial interface settings. 0 All HCLK = true Hi-Z, both PLLs are powered down and 20-MHz output in Hi-Z and Crystal Oscillator disabled, EN overrides 2-wire serial interface settings. Submit Documentation Feedback CDCDLP223 www.ti.com SCAS836 – DECEMBER 2006 ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range (unless otherwise noted) (1) VALUE UNIT VDD Supply voltage range –0.5 to 4.6 V VI Input voltage range (2) –0.5 to VDD + 0.5 V VO Output voltage range (2) Input current (VI < 0, VI > VDD) –0.5 to VDD + 0.5 V ±20 mA IO Continuous output current ±17.5 mA Tstg Storage temperature range –65 to 150 °C (1) (2) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed. PACKAGE THERMAL IMPEDANCE FOR TSSOP20 PACKAGE (1) (1) Airflow (lfm) θJA (°C/W) θJC (°C/W) θJB (°C/W) ΨJT (°C/W) 0 83.0 32 54 0.25 150 77.9 – – 250 75.4 – – 500 71.4 – – The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board). RECOMMENDED OPERATING CONDITIONS MIN NOM MAX UNIT 85 °C 3.6 V 0.7 × VDD VDD V –0.15 0.3 × VDD V 0.8 V TA Operating free-air temperature -40 VDD Supply voltage 3.0 VIH High level input voltage SDATA and SCLK 3.3 VIL Low level input voltage SDATA and SCLK VIL Low level input voltage LVTTL VI thresh Input Voltage threshold LVTTL VIH High level input voltage LVTTL IOH High-level output current LVTTL IOL Low-level output current LVTTL IOH High-level output current HCLK/HCLK IOL Low-level output current HCLK/HCLK 0 mA tPU Power-up time for all VDDs to reach minimum specified voltage (power ramps must be monotonic) 500 ms 1.40 V 2.0 V 0.05 –8 mA 8 mA –20 mA RECOMMENDED CRYSTAL SPECIFICATION (1) MIN fxtal Crystal input frequency (fundamental) ESR Effective series resistance Pdrive Maximum power handling (drive level) CL Load capacitance (1) NOM MAX 20 UNIT MHz 100 Ω µW 100 20 pF See DLP™ Control ASIC DDP2230 datasheet for additional requirements. Submit Documentation Feedback 3 CDCDLP223 www.ti.com SCAS836 – DECEMBER 2006 TIMING REQUIREMENTS (1) over recommended ranges of supply voltage, load and operating free air temperature PARAMETER MIN TYP MAX UNIT XIN, XOUT REQUIREMENTS Frequency of crystal attached to XIN, XOUT, with CL = 20 pF (2 × 40 pF) on-die capacitance fXIN 20 MHz 2 WIRE SERIAL INTERFACE REQUIREMENTS STANDARD MODE fSCLK SCLK frequency 0 th(START) START hold time (see Figure 1) 4.0 µs tw(SCLL) SCLK low-pulse duration (see Figure 1) 4.7 µs tw(SCLH) SCLK high-pulse duration (see Figure 1) 4.0 µs tsu(START) START setup time (see Figure 1) 4.7 µs th(SDATA) SDATA hold time (see Figure 1) tsu(SDATA) SDATA setup time (see Figure 1) tr(SDATA) SCLK / SDATA input rise time (see Figure 1) tf(SDATA) SCLK / SDATA input fall time (see Figure 1) tsu(STOP) STOP setup time (see Figure 1) 4.0 µs tBUS Bus free time 4.7 µs 0 100 3.45 250 kHz µs ns 1000 300 ns ns 2 WIRE SERIAL INTERFACE REQUIREMENTS FAST MODE fSCLK SCLK frequency th(START) START hold time (see Figure 1) 0.6 µs tw(SCLL) SCLK low-pulse duration (see Figure 1) 1.3 µs tw(SCLH) SCLK high-pulse duration (see Figure 1) 0.6 µs tsu(START) START setup time (see Figure 1) 0.6 th(SDATA) SDATA hold time (see Figure 1) tsu(DATA) SDATA setup time (see Figure 1) tr(SDATA) SCLK / SDATA input rise time (see Figure 1) 20 300 ns tf(SDATA) SCLK / SDATA input fall time (see Figure 1) 20 300 ns tsu(STOP) STOP setup time (see Figure 1) 0.6 µs tBUS Bus free time 1.3 µs (1) 4 0 0 400 µs 0.9 100 µs ns The CDCDLP223 2-wire serial interface in Send-Mode meets both I2C and SMBus set up time tsu and hold time th requirements. Submit Documentation Feedback kHz CDCDLP223 www.ti.com SCAS836 – DECEMBER 2006 APPLICATION INFORMATION Figure 1. Timing Diagram, Serial Control Interface 3.3V 20MHz SCLK SDATA IREF ID0 EN 100MHz 3.3V 2 Spread CDCD5704 CDCDLP223 320MHz 20MHz 2 ISET ID1 ID0 400MHz 2 Spread Spread No Spread X? Div by A XDR DRAM Clock Distribution DMD Control Logic PLL xN X? Div by B X? Div by C ClockA ClockB ClockC . . . DLPTM Processor Chip Figure 2. Typical CDCDLP223 Application Submit Documentation Feedback 5 PACKAGE MATERIALS INFORMATION www.ti.com 15-May-2007 TAPE AND REEL INFORMATION Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com Device CDCDLP223PWR 15-May-2007 Package Pins PW 20 Site Reel Diameter (mm) Reel Width (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) FRB 330 16 6.95 7.1 1.6 8 TAPE AND REEL BOX INFORMATION Device Package Pins Site Length (mm) Width (mm) Height (mm) CDCDLP223PWR PW 20 FRB 342.9 336.6 28.58 Pack Materials-Page 2 W Pin1 (mm) Quadrant 16 NONE MECHANICAL DATA MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999 PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE 14 PINS SHOWN 0,30 0,19 0,65 14 0,10 M 8 0,15 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 1 7 0°– 8° A 0,75 0,50 Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,10 8 14 16 20 24 28 A MAX 3,10 5,10 5,10 6,60 7,90 9,80 A MIN 2,90 4,90 4,90 6,40 7,70 9,60 DIM 4040064/F 01/97 NOTES: A. B. C. D. All linear dimensions are in millimeters. This drawing is subject to change without notice. Body dimensions do not include mold flash or protrusion not to exceed 0,15. Falls within JEDEC MO-153 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Interface interface.ti.com Digital Control www.ti.com/digitalcontrol Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security RFID www.ti-rfid.com Telephony www.ti.com/telephony Low Power Wireless www.ti.com/lpw Video & Imaging www.ti.com/video Wireless www.ti.com/wireless Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated