TI TPS54062DGKR

TPS54062
SLVSAV1 – MAY 2011
www.ti.com
4.7V to 60V Input, 50mA Synchronous Step-Down Converter with Low IQ
Check for Samples: TPS54062
FEATURES
DESCRIPTION
•
•
•
•
•
•
•
•
The TPS54062 device is a 60V, 50-mA, synchronous
step-down converter with integrated high side and low
side MOSFETs. Current mode control provides
simple external compensation and flexible component
selection. The non switching supply current is 89µA.
Using the enable pin, shutdown supply current is
reduced to 1.7µA.
1
2
•
•
Integrated High Side and Low Side MOSFET
Peak Current Mode Control
89 µA (typical) Operating Quiescent Current
100kHz to 400kHz Switching Frequency
Synchronizes to External Clock
Internal Slow Start
0.8V ±2% Voltage Reference
Stable with Ceramic Output Capacitors or Low
Cost Aluminum Electrolytic
Cycle-by-Cycle Current Limit, Thermal and
Frequency Fold Back Protection
MSOP8 Package
APPLICATIONS
•
•
•
•
Under voltage lockout is internally set at 4.5V, but
can be increased using the accurate enable pin
threshold. The output voltage startup ramp is
controlled by the internal slow start time.
Adjustable switching frequency range allows
efficiency and external component size to be
optimized. Frequency fold back and thermal
shutdown protects the part during an overload
condition.
Low Power Standby or Bias Voltage Supplies
4-20mA Current-Loop Powered Sensors
Industrial Process Control, Metering, and
Security Systems
High Voltage Linear Regulator Replacement
spacer
SIMPLIFIED SCHEMATIC
EFFICIENCY
90
VIN = 10V
Efficiency (%)
80
70
60
VIN = 24V
50
40
30
20
VOUT = 3.3V
fSW = 400kHz
10
0
0
0.01
0.02
0.03
Output Current (A)
0.04
0.05
G050
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SwitcherPro is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2011, Texas Instruments Incorporated
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
PIN CONFIGURATION
MSOP-8 PACKAGE
(TOP VIEW)
BOOT
1
8
PH
VIN
2
7
GND
EN
3
6
COMP
RT/CLK
5
4
VSENSE
PIN FUNCTIONS
PIN
DESCRIPTION
NAME
NUMBER
BOOT
1
A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum
required by the output device, the output is forced to switch off until the capacitor is refreshed.
VIN
2
Input supply voltage, 4.7V to 60V.
EN
3
Enable pin, internal pull-up current source. Pull below 1.14V to disable. Float to enable. Adjust the input
undervoltage lockout with two resistors, see the Enable and Adjusting Undervoltage Lockout section.
RT/CLK
4
Resistor Timing and External Clock. An internal amplifier holds this pin at a fixed voltage when using an external
resistor to ground to set the External Clock Input frequency. If the pin is pulled above the PLL upper threshold, a
mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is
a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and
the mode returns to a resistor set function.
VSENSE
5
Inverting node of the transconductance (gm) error amplifier.
COMP
6
Error amplifier output, and input to the output switch current comparator. Connect frequency compensation
components to this pin.
GND
7
Ground
PH
8
The source of the internal high-side power MOSFET and drain of the internal low side MOSFET
2
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
FUNCTIONAL BLOCK DIAGRAM
EN
VIN
Thermal
Shutdown
Enable
Comparator
UVLO
Shutdown
Shutdown
Logic
Enable
Threshold
VSENSE
Boot
Charge
OV
ERROR
AMPLIFIER
Boot
UVLO
Minimum
Clamp
Current
Sense
PWM
Comparator
BOOT
Deadtime
Control Logic
Shutdown
REFERENCE
DAC
Slope
Compensation
PH
COMP
Frequency
Shift
DRV
REG
Maximum
Clamp
ZX
detect
Oscillator
with PLL
GND
RT /CLK
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
3
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
ABSOLUTE MAXIMUM RATINGS (1)
over operating free-air temperature range (unless otherwise noted)
VALUE
MAX
VIN
–0.3
62
V
EN
–0.3
5
V
8
V
PH-BOOT
BOOT
Voltage
70
V
VSENSE
–0.3
6
V
COMP
–0.3
3
V
PH
–0.6
62
V
–2
62
V
–0.3
6
V
EN
100
µA
BOOT
100
mA
10
µA
100
µA
200
µA
2
kV
PH, 10ns Transient
RT/CLK
VIN
Current
Internally Limited
A
VSENSE
COMP
PH
Internally Limited
RT/CLK
Electrostatic discharge
UNIT
MIN
A
(HBM) QSS 009-105 (JESD22-A114A)
(CDM) QSS 009-147 (JESD22-C101B.01)
500
V
Operating junction temperature
–40
125
ºC
Storage temperature
–65
150
ºC
(1)
The Absolute Maximum Ratings specified in this section will apply to all specifications of this document unless otherwise noted. These
specifications will be interpreted as the conditions which may damage the device with a single occurrence.
THERMAL INFORMATION
THERMAL METRIC (1)
TPS54062
MSOP (8-PINS)
θJA
Junction-to-ambient thermal resistance
127.1
θJCtop
Junction-to-case (top) thermal resistance
33.4
θJB
Junction-to-board thermal resistance
80.0
ψJT
Junction-to-top characterization parameter
1.0
ψJB
Junction-to-board characterization parameter
79.0
θJCbot
Junction-to-case (bottom) thermal resistance
n/a
(1)
4
UNITS
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
ELECTRICAL CHARACTERISTICS (1)
TEST CONDITIONS: TJ = –40°C to 125°C, VIN = 4.7 To 60 V ( (unless otherwise noted)
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
SUPPLY VOLTAGE (VIN PIN)
Operating input voltage
VIN
Shutdown supply current
EN = 0V
4.7
1.7
60
V
Iq Operating – Non switching
VSENSE = 0.9V, VIN = 12V
89
110
µA
1.24
1.4
V
µA
ENABLE AND UVLO (EN PIN)
Enable threshold
Rising
1.14
V
Enable threshold +50 mV
–4.7
µA
Enable threshold –50 mV
–1.2
µA
Hysteresis
3.5
µA
Enable to start switching time
450
µs
4.53
V
Input current
Falling
1
VIN
VIN start voltage
VIN rising
VOLTAGE REFERENCE
Voltage reference
1mA < IOUT < Minimum Current Limit
0.784
0.8
0.816
V
BOOT-PH = 5.7V
1.5
2.8
Ω
VIN = 12V
0.8
1.5
Ω
HIGH-SIDE MOSFET
Switch resistance
LOW-SIDE MOSFET
Switch resistance
ERROR AMPLIFIER
Input Current
VSENSE pin
Error amp gm
–2µA < I(COMP) < 2µA, V(COMP) = 1V
EA gm during slow start
–2µA < I(COMP) < 2µA, V(COMP) = 1V, VSENSE = 0.4V
Error amp dc gain
VSENSE = 0.8V
20
nA
102
µMhos
26
µMhos
1000
V/V
0.5
MHz
±8
µA
Start Switching Threshold
0.57
V
COMP to Iswitch gm
0.65
A/V
134
mA
–0.7
mA
146
C
Min unity gain bandwidth
Error amp source/sink
V(COMP) = 1V, 100 mV Overdrive
CURRENT LIMIT
High side sourcing current limit
threshold
VIN = 12V BOOT-PH = 5.7V
75
Zero cross detect current
THERMAL SHUTDOWN
Thermal shutdown
RT/CLK
Operating frequency using RT mode
Switching frequency
100
R(RT/CLK) = 510kΩ
192
Minimum CLK pulsewidth
RT/CLK voltage
240
kHz
288
kHz
40
R(RT/CLK) = 510kΩ
ns
0.53
RT/CLK high threshold
V
1.3
RT/CLK low threshold
0.5
Measure at 240 kHz with RT resistor in series
100
PLL lock in time
Measure at 240 kHz
100
PLL frequency range
300
V
V
RT/CLK falling edge to PH rising
edge delay
(1)
400
200
ns
µA
400
kHz
The Electrical Ratings specified in this section will apply to all specifications in this document unless otherwise noted. These
specifications will be interpreted as conditions that will not degrade the device’s parametric or functional specifications for the life of the
product containing it.
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
5
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
ELECTRICAL CHARACTERISTICS(1) (continued)
TEST CONDITIONS: TJ = –40°C to 125°C, VIN = 4.7 To 60 V ( (unless otherwise noted)
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
PH
Minimum On time
Measured at 50% to 50% of VIN IOUT = 50mA
120
ns
Dead time
VIN = 12V, IOUT = 50mA, One transition
30
ns
VIN = 12V
5.7
V
2.9
V
4.1
ms
BOOT
BOOT to PH regulation voltage
BOOT-PH UVLO
INTERNAL SLOW START TIME
Slow start time
6
fSW = 240kHz, RT = 510kΩ, 10% to 90%
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
TYPICAL CHARACTERISTICS
SPACER
3.0
1.6
VIN = 4.7V
VIN = 12V
VIN = 60V
1.2
Resistance (Ω)
Resistance (Ω)
2.5
VIN = 4.7V
VIN = 12V
VIN = 60V
1.4
2.0
1.5
1.0
0.8
0.6
0.4
1.0
0.2
0.5
−50
−25
0
25
50
Temperature (°C)
75
100
0.0
−50
125
−25
Figure 1. High Side RDS(on) vs Temperature
87.5
0.804
75.0
% of Normal Fsw
Voltage Reference (V)
0.806
0.802
0.800
0.798
125
G002
50.0
37.5
25.0
0.794
12.5
−25
0
25
50
Temperature (°C)
75
100
0.0
125
VSENSE Rising
VSENSE Falling
VIN = 12V
0
100
G003
Figure 3. VREF Voltage vs Temperature
200
300 400 500 600
Feedback Voltage (mV)
700
800
900
G005
Figure 4. Frequency vs VSENSE Voltage
280
400
VIN = 12V
RT = 510kΩ
VIN = 12V
350
Oscillator Frequency (kHz)
Oscillator Frequency (kHz)
100
62.5
0.796
260
250
240
230
220
210
200
−50
75
100.0
VIN = 12V
270
25
50
Temperature (°C)
Figure 2. Low Side RDS(on) vs Temperature
0.808
0.792
−50
0
G001
300
250
200
150
100
50
−25
0
25
50
Temperature (°C)
75
100
125
0
300
G004
Figure 5. Frequency vs Temperature
425
550
675
800
925 1050
Timing Resistance (kΩ)
1175
1300
G006
Figure 6. Frequency vs RT/CLK Resistance
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
7
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
TYPICAL CHARACTERISTICS (continued)
140
1.26
120
1.24
100
1.22
Enable Voltage (V)
Transconductance (µA)
VIN = 12V
80
60
40
20
VIN = 12V
1.20
1.16
1.14
0
−50
−25
0
25
50
Temperature (°C)
75
100
1.12
−50
125
−25
0
25
50
75
Junction Temperature (°C)
G007
Figure 7. Error Amp Transconductance vs Temperature
100
125
G013
Figure 8. Enable Pin Voltage vs Temperature
−3.20
4.50
VIN = 12V
−3.25
4.45
−3.30
4.40
Input Voltage (V)
Enable Hysteresis Current (µA)
VENA Rising
VENA Falling
1.18
−3.35
−3.40
−3.45
4.30
4.25
4.20
−3.50
4.15
−3.55
4.10
−3.60
−50
−25
0
25
50
75
Junction Temperature (°C)
100
UVLO Start
UVLO Stop
4.35
4.05
−50
125
−25
0
25
50
75
Junction Temperature (°C)
G015
Figure 9. Enable Pin Hysteresis Current
vs Temperature
100
125
G012
Figure 10. Input Voltage (UVLO) vs Temperature
3.0
0.0
−0.2
2.5
Shutdown Current (µA)
Enable Current (µA)
−0.4
−0.6
−0.8
−1.0
−1.2
−1.4
−1.6
2.0
1.5
1.0
TJ = 125°C
TJ = 25°C
TJ = −40°C
0.5
−1.8
−2.0
0
5
10
15
20
25 30 35 40
Input Voltage (V)
45
50
55
60
0
G016
Figure 11. Enable Pin Pull Up Current vs Input Voltage
8
0.0
5
10
15
20
25 30 35 40
Input Voltage (V)
45
50
55
60
G009
Figure 12. Shutdown Supply Current (VIN) vs Input
Voltage
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
TYPICAL CHARACTERISTICS (continued)
98
2.50
Non−Switching
TJ = 125°C
TJ = 25°C
TJ = −40°C
2.25
96
Supply Current (µA)
Supply Current (µA)
2.00
94
92
90
88
TJ = 125°C
TJ = −40°C
TJ = 25°C
86
84
0
5
10
15
20
25 30 35 40
Input Voltage (V)
45
50
55
1.75
1.50
1.25
1.00
0.75
0.50
0.25
0.00
60
0
Figure 13. Supply Current (VIN pin) vs Input Voltage
2
3
Input Voltage (V)
4
5
G011
Figure 14. Supply Current (VIN pin)
vs Input Voltage (0V to VSTART) EN Pin Low
140
4.21
TJ = 125°C
TJ = 25°C
TJ = −40°C
120
FSW = 240KHz
4.20
4.19
100
SS Time (ms)
Supply Current (µA)
1
G008
80
60
40
4.18
4.17
4.16
4.15
4.14
20
0
4.13
0
1
2
3
Input Voltage (V)
4
4.12
−50
5
−25
0
25
50
75
Junction Temperature (°C)
G010
Figure 15. Supply Current (VIN pin) vs
Input Voltage (0V to VSTART) EN Pin Open
100
125
G025
Figure 16. Slow Start Time vs Temperature
Current Limit Threshold (mA)
170
160
150
140
130
120
TJ = −40°C
TJ = 25°C
TJ = 125°C
110
100
0
5
10
15
20
25 30 35 40
Input Voltage (V)
45
50
55
60
G018
Figure 17. Current Limit vs
Input Voltage
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
9
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
OVERVIEW
The TPS54062 device is a 60V, 50mA, step-down (buck) regulator with an integrated high side and low side
n-channel MOSFET. To improve performance during line and load transients the device implements a constant
frequency, current mode control which reduces output capacitance and simplifies external frequency
compensation design.
The switching frequency of 100 kHz to 400 kHz allows for efficiency and size optimization when selecting the
output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The
device has an internal phase lock loop (PLL) on the RT/CLK pin that is used to synchronize the power switch
turn on to a falling edge of an external system clock.
The TPS54062 has a default start up voltage of approximately 4.5V. The EN pin has an internal pull-up current
source that can be used to adjust the input voltage undervoltage lockout (UVLO) threshold with two external
resistors. In addition, the pull up current provides a default condition. When the EN pin is floating the device will
operate. The operating current is 89uA when not switching and under no load. When the device is disabled, the
supply current is 1.7µA.
The integrated 1.5Ω high side MOSFET and 0.8Ω low side MOSFET allows for high efficiency power supply
designs capable of delivering 50 milliamperes of continuous current to a load.
The TPS54062 reduces the external component count by integrating the boot recharge diode. The bias voltage
for the integrated high side MOSFET is supplied by a capacitor on the BOOT to PH pin. The boot capacitor
voltage is monitored by an UVLO circuit and will turn the high side MOSFET off when the boot voltage falls
below a preset threshold. The TPS54062 can operate at high duty cycles because of the boot UVLO. The output
voltage can be stepped down to as low as the 0.8V reference.
The TPS54062 has an internal output OV protection that disables the high side MOSFET if the output voltage is
109% of the nominal output voltage.
The TPS54062 reduces external component count by integrating the slow start time using a reference DAC
system.
The TPS54062 resets the slow start times during overload conditions with an overload recovery circuit. The
overload recovery circuit will slow start the output from the fault voltage to the nominal regulation voltage once a
fault condition is removed. A frequency foldback circuit reduces the switching frequency during startup and
overcurrent fault conditions to help control the inductor current.
10
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
DETAILED DESCRIPTION
Fixed Frequency PWM Control
The TPS54062 uses an adjustable fixed frequency, peak current mode control. The output voltage is compared
through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives
the COMP pin. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output
is compared to the high side power switch current. When the power switch current reaches the level set by the
COMP voltage, the power switch is turned off. The COMP pin voltage will increase and decrease as the output
current increases and decreases. The device implements a current limit by clamping the COMP pin voltage to a
maximum level.
Slope Compensation Output Current
The TPS54062 adds a compensating ramp to the switch current signal. This slope compensation prevents
sub-harmonic oscillations.
Error Amplifier
The TPS54062 has a transconductance amplifier for the error amplifier. The error amplifier compares the
VSENSE voltage to the lower of the internal slow start voltage or the internal 0.8V voltage reference. The
transconductance (gm) of the error amplifier is 102µA/V during normal operation. During the slow start operation,
the transconductance is a fraction of the normal operating gm. The frequency compensation components
(capacitor, series resistor and capacitor) are added to the COMP pin to ground.
Voltage Reference
The voltage reference system produces a precise ±2 voltage reference over temperature by scaling the output of
a temperature stable band-gap circuit
Adjusting the Output Voltage
The output voltage is set with a resistor divider from the output node to the VSENSE pin. It is recommended to
use 1% tolerance or better divider resistors. Start with a 10kΩ for the RLS resistor and use the Equation 1 to
calculate RHS.
- 0.8 V ö
æV
RHS = RLS ´ ç OUT
÷÷
ç
0.8 V
è
ø
(1)
Enable and Adjusting Undervoltage Lockout
The TPS54062 is enabled when the VIN pin voltage rises above 4.53V. If an application requires a higher
undervoltage lockout (UVLO), use the EN pin as shown in Figure 18 to adjust the input voltage UVLO by using
the two external resistors. Though it is not necessary to use the UVLO adjust registers, for operation it is highly
recommended to provide consistent power up behavior. The EN pin has an internal pull-up current source, I1, of
1.2µA that provides the default condition of the TPS54062 operating when the EN pin floats. Once the EN pin
voltage exceeds 1.24V, an additional 3.5µA of hysteresis, Ihys, is added. This additional current facilitates input
voltage hysteresis. When the EN pin is pulled below 1.14V, the 3.5µA is removed. Use Equation 2 to set the
external hysteresis for the input voltage. Use Equation 3 to set the input stop voltage.
VIN
TPS54062
i1
i hys
Ruvlo1
EN
Ruvlo 2
VENA
Figure 18. Adjustable Undervoltage Lock Out
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
11
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
æV
ö
VSTART ç ENAFALLING ÷ - VSTOP
è VENARISING ø
RUVLO 1 =
æ V
ö
I1 × ç 1- ENAFALLING ÷ + IHYS
VENARISING ø
è
RUVLO 2 =
VSTOP
(2)
RUVLO 1 ´ VENAFALLING
- VENAFALLING + RUVLO 1 ´ (I1 + IHYS )
(3)
Do not place a low-impedance voltage source with greater than 5V directly on the EN pin. Do not place a
capacitor directly on the EN pin if VEN > 5V when using a voltage divider to adjust the start and stop voltage.
The node voltage, (see Figure 19) must remain equal to or less than 5.8V. The zener diode can sink up to
100μA. The EN pin voltage can be greater than 5V if the VIN voltage source has an high impedance and does
not source more than 100μA into the EN pin.
VIN
Ruvlo1
EN
Node
10 kW
Ruvlo2
5.8 V
Figure 19. Node Voltage
Constant Switching Frequency and Timing Resistor (RT/CLK Pin)
The switching frequency of the TPS54062 is adjustable over a wide range from approximately 100kHz to 400
kHz by placing a resistor on the RT/CLK pin. The RT/CLK pin voltage is typically 0.53V and must have a resistor
to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use
Equation 4. To reduce the solution size one would typically set the switching frequency as high as possible, but
tradeoffs of the supply efficiency, maximum input voltage and minimum controllable on time should be
considered. The minimum controllable on time is typically 130ns and limits the maximum operating input voltage.
The maximum switching frequency is also limited by the frequency shift circuit. More discussion on the details of
the maximum switching frequency is located below.
116720
RT (kW) =
fSW (kHz)0.9967
(4)
Selecting the Switching Frequency
The TPS54062 implements current mode control which uses the COMP pin voltage to turn off the high side
MOSFET on a cycle-by-cycle basis. Each cycle the switch current and COMP pin voltage are compared, when
the peak switch current intersects the COMP voltage, the high side switch is turned off. During overcurrent
conditions that pull the output voltage low, the error amplifier will respond by driving the COMP pin high,
increasing the switch current. The error amplifier output is clamped internally, which functions as a switch current
limit.
To increase the maximum operating switching frequency at high input voltages the TPS54062 implements a
frequency shift. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 volts on
VSENSE pin. The device implements a digital frequency shift to enable synchronizing to an external clock during
normal startup and fault conditions. Since the device can only divide the switching frequency by 8, there is a
maximum input voltage limit in which the device operates and still have frequency shift protection. During
12
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
short-circuit events (particularly with high input voltage applications), the control loop has a finite minimum
controllable on time and the output has a low voltage. During the switch on time, the inductor current ramps to
the peak current limit because of the high input voltage and minimum on time. During the switch off time, the
inductor would normally not have enough off time and output voltage for the inductor to ramp down by the ramp
up amount. The frequency shift effectively increases the off time allowing the current to ramp down.
æ 1 ö
æ V OUT + R LS ´ I O + R DC ´ I O ö
fSW (maxskip) = ç
÷ ´ ç
÷
è t ON ø
è V IN - I O ´ R HS + I O ´ R LS ø
(5)
æ f div ö æ V OUTSC + R LS × I CL + R DC ´ I CL ö
= ç
÷ × ç
÷
è t ON ø è V IN - I CL ´ R HS + I CL ´ R LS ø
(6)
f
SW (shift)
Where:
IO = Output current
ICL = Current Limit
VIN = Input Voltage
VOUT = Output Voltage
VOUTSC Output Voltage during short
RDC = Inductor resistance
RHS = High side MOSFET resistance
RLS = Low side MOSFET resistance
ton = Controllable on time
fdiv = Frequency divide (equals 1, 2, 4, or 8)
How to Interface to RT/CLK Pin
The RT/CLK pin can be used to synchronize the regulator to an external system clock. To implement the
synchronization feature connect a square wave to the RT/CLK pin through one of the circuit networks shown in
Figure 20. The square wave amplitude must transition lower than 0.5V and higher than 1.3V on the RT/CLK pin
and have an on time greater than 40 ns and an off time greater than 40ns. The synchronization frequency range
is 300kHz to 400kHz. The rising edge of the PH will be synchronized to the falling edge of RT/CLK pin signal.
The external synchronization circuit should be designed in such a way that the device will have the default
frequency set resistor connected from the RT/CLK pin to ground should the synchronization signal turn off. It is
recommended to use a frequency set resistor connected as shown in Figure 20 through another resistor (e.g.,
50Ω) to ground for clock signal that are not Hi-Z or 3-state during the off state. The sum of the resistance should
set the switching frequency close to the external CLK frequency. It is recommended to ac couple the
synchronization signal through a 10pF ceramic capacitor to RT/CLK pin. The first time the CLK is pulled above
the CLK threshold the device switches from the RT resistor frequency to PLL mode. The internal 0.5V voltage
source is removed and the CLK pin becomes high impedance as the PLL starts to lock onto the external signal.
Since there is a PLL on the regulator the switching frequency can be higher or lower than the frequency set with
the external resistor. The device transitions from the resistor mode to the PLL mode and then will increase or
decrease the switching frequency until the PLL locks onto the CLK frequency within 100 microseconds. When
the device transitions from the PLL to resistor mode the switching frequency will slow down from the CLK
frequency to 150kHz, then reapply the 0.5V voltage and the resistor will then set the switching frequency. The
switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 volts on VSENSE pin. The
device implements a digital frequency shift to enable synchronizing to an external clock during normal startup
and fault conditions.
TPS54062
TPS54062
RT/CLK
RT/CLK
PLL
PLL
RT
Clock
Source
Hi-Z
Clock
Source
RT
Figure 20. Synchronizing to a System Clock
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
13
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
Overvoltage Transient Protection
The TPS54062 incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot
when recovering from output fault conditions or strong unload transients on power supply designs with low value
output capacitance. For example, when the power supply output is overloaded the error amplifier compares the
actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal
reference voltage for a considerable time, the output of the error amplifier will respond by clamping the error
amplifier output to a high voltage. Thus, requesting the maximum output current. Once the condition is removed,
the regulator output rises and the error amplifier output transitions to the steady state duty cycle. In some
applications, the power supply output voltage can respond faster than the error amplifier output can respond, this
actuality leads to the possibility of an output overshoot.
The OVTP feature minimizes the output overshoot, when using a low value output capacitor, by implementing a
circuit to compare the VSENSE pin voltage to OVTP threshold which is 109% of the internal voltage reference. If
the VSENSE pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing
current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than
the OVTP threshold, the high side MOSFET is allowed to turn on at the next clock cycle.
Thermal Shutdown
The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 146°C.
The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal
trip threshold. Once the die temperature decreases below 146°C, the device reinitiates the power up sequence
by restarting the internal slow start.
DESIGN GUIDE – STEP-BY-STEP DESIGN PROCEDURE No.1
+
Figure 21. Application Schematic
This example details the design of a continuous conduction mode (CCM) switching regulator design using
ceramic output capacitors. If a low output current design is needed go to the design procedure Number 2. A few
parameters must be known in order to start the design process. These parameters are typically determined at the
system level. For this example, we will start with the following known parameters:
Output Voltage
3.3V
Transient Response 0 to 50mA load step
ΔVOUT = 4%
Maximum Output Current
50mA
Input Voltage
24 V nom. 8V to 60V
Output Voltage Ripple
0.5% of VOUT
Start Input Voltage (rising VIN)
7.88V
Stop Input Voltage (falling VIN)
6.66V
14
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
Selecting the Switching Frequency
The first step is to decide on a switching frequency for the regulator. Typically, the user will want to choose the
highest switching frequency possible since this will produce the smallest solution size. The high switching
frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that
switches at a lower frequency. The switching frequency that can be selected is limited by the minimum on-time of
the internal power switch, the input voltage and the output voltage and the frequency shift limitation.
Equation 5 and Equation 6 must be used to find the maximum switching frequency for the regulator, choose the
lower value of the two equations. Switching frequencies higher than these values will result in pulse skipping or
the lack of overcurrent protection during a short circuit. The typical minimum on time, tonmin, is 130ns for the
TPS54062. For this example, the output voltage is 3.3V and the maximum input voltage is 60 V, which allows for
a maximum switch frequency up to 400 kHz when including the inductor resistance, on resistance and diode
voltage in Equation 5 or Equation 6. To ensure overcurrent runaway is not a concern during short circuits in your
design use Equation 6 to determine the maximum switching frequency. With a maximum input voltage of 60V,
inductor resistance of 3.7Ω, high side switch resistance of 2.3Ω, low side switch resistance of 1.1Ω, a current
limit value of 120 mA and a short circuit output voltage of 0.1V.
The maximum switching frequency is 400 kHz in both cases and a switching frequency of 400 kHz is used. To
determine the timing resistance for a given switching frequency, use Equation 4. The switching frequency is set
by resistor R3 shown in Figure 21. R3 is calculated to be 298 kΩ. A standard value of 301 kΩ is used.
Output Inductor Selection (LO)
To calculate the minimum value of the output inductor, use Equation 7. KIND is a coefficient that represents the
amount of inductor ripple current relative to the maximum output current. The inductor ripple current will be
filtered by the output capacitor. Therefore, choosing high inductor ripple currents will impact the selection of the
output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor
ripple current. In general, the inductor ripple value is at the discretion of the designer; however, the following
guidelines may be used. Typically it is recommended to use KIND values in the range of 0.2 to 0.4; however, for
designs using low ESR output capacitors such as ceramics and low output currents, a value as high as KIND = 1
may be used. In a wide input voltage regulator, it is best to choose an inductor ripple current on the larger side.
This allows the inductor to still have a measurable ripple current with the input voltage at its minimum. For this
design example, use KIND = 0.8 and the minimum inductor value is calculated to be 195 µH. For this design, a
near standard value was chosen: 220 µH. For the output filter inductor, it is important that the RMS current and
saturation current ratings not be exceeded. The RMS and peak inductor current can be found from Equation 9
and Equation 10.
For this design, the RMS inductor current is 50 mA and the peak inductor current is 68 mA. The chosen inductor
is a Coilcraft LPS4018-224ML. It has a saturation current rating of 235 mA and an RMS current rating of 200 mA.
As the equation set demonstrates, lower ripple currents will reduce the output voltage ripple of the regulator but
will require a larger value of inductance. Selecting higher ripple currents will increase the output voltage ripple of
the regulator but allow for a lower inductance value. The current flowing through the inductor is the inductor
ripple current plus the output current. During power up, faults or transient load conditions, the inductor current
can increase above the calculated peak inductor current level calculated above. In transient conditions, the
inductor current can increase up to the switch current limit of the device. For this reason, the most conservative
approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit
rather than the peak inductor current.
æ V max - VOUT ö
VOUT
LOmin ³ ç S
÷ ´
VSmax ´ fSW
è Kind ´ IO
ø
IRIPPLE ³
VOUT ´
(7)
- VOUT )
VINmax ´ LO ´ fSW
IL rms = IO2 +
IL peak = IOUT
(VINmax
(8)
æ VOUT ´ (VINmax - VOUT ) ö
1
´ ç
÷÷
ç
12
VINmax ´ LO ´ fSW
è
ø
2
(9)
I
+ RIPPLE
2
(10)
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
15
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
Output Capacitor
There are three primary considerations for selecting the value of the output capacitor. The output capacitor will
determine the modulator pole, the output voltage ripple, and how the regulator responds to a large change in
load current. The output capacitance needs to be selected based on the more stringent of these three criteria.
The desired response to a large change in the load current is the first criteria. The output capacitor needs to
supply the load with current when the regulator can not. This situation would occur if there are desired hold-up
times for the regulator where the output capacitor must hold the output voltage above a certain level for a
specified amount of time after the input power is removed. The regulator also will temporarily not be able to
supply sufficient output current if there is a large, fast increase in the current needs of the load such as
transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop
to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output
capacitor must be sized to supply the extra current to the load until the control loop responds to the load change.
The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only
allowing a tolerable amount of droop in the output voltage. Equation 14 shows the minimum output capacitance
necessary to accomplish this. Where ΔIout is the change in output current, ƒsw is the regulators switching
frequency and ΔVout is the allowable change in the output voltage.
For this example, the transient load response is specified as a 4% change in Vout for a load step from 0A (no
load) to 50 mA (full load). For this example, ΔIOUT = 0.05-0 = 0.05 and ΔVOUT = 0.04 × 3.3 = 0.132.
Using these numbers gives a minimum capacitance of 1.89 µF. This value does not take the ESR of the output
capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to
ignore in this calculation. Aluminum electrolytic and tantalum capacitors have higher ESR that should be taken
into account. The low side FET of the regulator emulates a diode so it can not sink current so any stored energy
in the inductor will produce an output voltage overshoot when the load current rapidly decreases, see Figure 27.
The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high
load current to a lower load current. The excess energy that gets stored in the output capacitor will increase the
voltage on the capacitor. The capacitor must be sized to maintain the desired output voltage during these
transient periods. Equation 13 is used to calculate the minimum capacitance to keep the output voltage
overshoot to a desired value. Where L is the value of the inductor, IOH is the output current under heavy load, IOL
is the output under light load, VF is the final peak output voltage, and Vi is the initial capacitor voltage. For this
example, the worst case load step will be from 50 mA to 0A. The output voltage will increase during this load
transition and the stated maximum in our specification is 4% of the output voltage. This will make VF = 1.04 × 3.3
= 3.432 V. Vi is the initial capacitor voltage which is the nominal output voltage of 3.3 V. Using these numbers in
Equation 14 yields a minimum capacitance of 0.619 µF.
Equation 12 calculates the minimum output capacitance needed to meet the output voltage ripple specification.
Where fSW is the switching frequency, Voripple is the maximum allowable output voltage ripple, and Iripple is the
inductor ripple current. Equation 13 yields 0.671 µF. Equation 15 calculates the maximum ESR an output
capacitor can have to meet the output voltage ripple specification. Equation 15 indicates the ESR should be less
than 0.466Ω.
The most stringent criteria for the output capacitor is 1.89 µF of capacitance to keep the output voltage in
regulation during an load transient.
Additional capacitance de-ratings for aging, temperature and dc bias should be factored in which will increase
this minimum value. For this example, 10 µF, 10V X5R ceramic capacitor with 0.003 Ω of ESR will be used.
Capacitors generally have limits to the amount of ripple current they can handle without failing or producing
excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor
data sheets specify the Root Mean Square (RMS) value of the maximum ripple current.
Equation 11 can be used to calculate the RMS ripple current the output capacitor needs to support. For this
application, Equation 11 yields 10.23 mA.
ICOrms =
CO 1 ³
16
æ VOUT ´ (VINmax - VOUT ) ö
´ ç
÷÷
ç
VINmax ´ LO ´ fSW
12
è
ø
1
æ
ö
IRIPPLE
1
´ ç
÷
VRIPPLE
è 8 ´ fSW ø
(11)
(12)
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
CO 2 ³ LO ´
CO 3 ³ LO
RC
(I
2
O
(VO
- 02
)
+ DV ) - VO2
(13)
I
2
× O
DV fSW
(14)
V
£ RIPPLE
IRIPPLE
(15)
Input capacitor
The TPS54062 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 1µF of
effective capacitance and in some applications a bulk capacitance. The effective capacitance includes any dc
bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The
capacitor must also have a rms current rating greater than the maximum rms input current of the TPS54062. The
input rms current can be calculated using Equation 16. The value of a ceramic capacitor varies significantly over
temperature and the amount of dc bias applied to the capacitor. The capacitance variations due to temperature
can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic
dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume
ratio and are fairly stable over temperature. The output capacitor must also be selected with the dc bias taken
into account. The capacitance value of a capacitor decreases as the dc bias across a capacitor increases. For
this example design, a ceramic capacitor with at least a 100 V voltage rating is required to support the maximum
input voltage. The input capacitance value determines the input ripple voltage of the regulator. The input voltage
ripple can be calculated using rearranging Equation 17.
Using the design example values, Ioutmax = 50 mA, CIN = 2.2 µF, ƒSW = 400 kHz, yields an input voltage ripple
of 14.2 mV and a rms input ripple current of 24.6 mA.
ICINrms = IOUT ´
CIN ³
VOUT
´
VINmin
(VINmin
- VOUT )
VINMin
(16)
æ 0.25 ö
IO
´ ç
÷
VINripple
è fSW ø
(17)
Bootstrap Capacitor Selection
A 0.01-µF ceramic capacitor must be connected between the BOOT and PH pins for proper operation. It is
recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have a 10V
or higher voltage rating.
Under Voltage Lock Out Set Point
The Under Voltage Lock Out (UVLO) can be adjusted using an external voltage divider on the EN pin of the
TPS54062. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power
down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start
switching once the input voltage increases above 7.88 V (enabled). After the regulator starts switching, it should
continue to do so until the input voltage falls below 6.66 V (UVLO stop). The programmable UVLO and enable
voltages are set using a resistor divider between Vin and ground to the EN pin. Equation 2 through Equation 3
can be used to calculate the resistance values necessary. For the example application, a 174 kΩ resistor
between Vin and EN and a 31.6 kΩ resistor between EN and ground are required to produce the 7.88 and 6.66
volt start and stop voltages.
Output Voltage and Feedback Resistors Selection
For the example design, 10 kΩ was selected for RLS. Using Equation 1, RHS is calculated as 31.25 kΩ. The
nearest standard 1% resistor is 31.6 kΩ.
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
17
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
Closing the Loop
There are several methods used to compensate DC/DC regulators. The method presented here is easy to
calculate and ignores the effects of the slope compensation that is internal to the device. Since the slope
compensation is ignored, the actual cross over frequency will usually be lower than the cross over frequency
used in the calculations. This method assume the crossover frequency is between the modulator pole and the
ESR zero and the ESR zero is at least 10 times greater the modulator pole. Use SwitcherPro™ software for a
more accurate design.
To get started, the modulator pole, fpole, and the ESR zero, fzero must be calculated using Equation 18 and
Equation 19. For Cout, use a derated value of 8.9 µF. Use Equation 21 and Equation 22, to estimate a starting
point for the crossover frequency, fco, to design the compensation. For the example design, fpole is 271 Hz and
fzero is 5960 kHz.
Equation 21 is the geometric mean of the modulator pole and the esr zero and Equation 22 is the mean of
modulator pole and the switching frequency. Equation 21 yields 40.29 kHz and Equation 22 gives 7.36 kHz. Use
a frequency near the lower value of Equation 21 or Equation 22 for an initial crossover frequency.
For this example, fco is 7.8 kHz. Next, the compensation components are calculated. A resistor in series with a
capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the
compensating pole.
To determine the compensation resistor, R4, use Equation 22. Assume the power stage transconductance,
gmps, is 0.65 A/V. The output voltage, Vo, reference voltage, VREF, and amplifier transconductance, gmea, are
3.3 V, 0.8 V and 102 µA/V, respectively.
R4 is calculated to be 27.1 kΩ, use the nearest standard value of 27.4 kΩ. Use Equation 23 to set the
compensation zero to the modulator pole frequency. Equation 23 yields 0.021.4 µF for compensating capacitor
C5, a 0.022 µF is used on the board. Use the larger value of Equation 24 and Equation 25 to calculate the C6
value, to set the compensation pole. Equation 25yields 29 pF so the nearest standard of 27 pF is used.
1
f pole(Hz) =
VO
´ CO ´ 2 ´ p
IO
(18)
f zero(Hz) =
1
RC ´ CO ´ 2 ´ p
(19)
f co1(Hz) = ( f zero ´ f pole)
0.5
(20)
0.5
æ f sw
ö
f co2(Hz) = ç
´ f pole ÷
2
è
ø
RCOMP
CCOMP =
CPOLE1
(22)
1
2 ´ p ´ RCOMP ´ fPOLE
(23)
R ´ CO
= C
RCOMP
(24)
1
RCOMP ´ fSW ´ p
(25)
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
CPOLE2 =
18
(21)
2 ´ p ´ fCO
VO
=
´
gmps
VREF ´ gmea
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
Characteristics
SPACER
90
90
VIN = 10V
80
VIN = 24V
70
Efficiency (%)
Efficiency (%)
80
60
50
VIN = 36V
40
30
VOUT = 3.3V
fSW = 400kHz
0
0.01
0.02
0.03
Output Current (A)
0.04
100
1000
10000
Frequency (Hz)
VOUT = 3.3V
fSW = 400kHz
0
0.001
0.05
100000
0.01
Output Current (A)
G041
Figure 23. Efficiency vs Output Current
IOUT = 25mA
0.08
0.06
0.04
0.02
0.00
−0.02
−0.04
−0.06
−0.08
−0.10
G031
Figure 24. Gain vs Phase
0.1
0.10
Output Voltage Normalized (%)
180
150
120
90
60
30
0
−30
−60
−90
−120
−150
−180
1000000
Phase (°)
Gain (dB)
VIN = 60V
G040
Gain
Phase
10
40
10
Figure 22. Efficiency vs Output Current
60
50
40
30
20
10
0
−10
−20
−30
−40
−50
−60
VIN = 36V
50
20
10
0
VIN = 24V
60
30
VIN = 60V
20
VIN = 10V
70
8
12 16 20 24 28 32 36 40 44 48 52 56 60
Input Voltage (V)
G035
Figure 25. Output Voltage vs Input Voltage
0.20
Output Voltage Normalized (%)
VIN = 24V
0.15
0.10
0.05
0.00
−0.05
−0.10
−0.15
−0.20
0
0.01
0.02
0.03
Output Current (A)
0.04
0.05
G033
Figure 26. Output Voltage vs Output Current
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
19
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
VOUT = 100 mV / div (ac coupled)
VOUT = 50 mV / div (ac coupled)
VIN = 10 V / div
IOUT = 20 mA / div
Time = 1 msec / div
Time = 20 msec / div
Figure 27. Load Transient
Figure 28. Line Transient
VIN = 10 V / div
VIN = 10 V / div
EN = 2 V / div
EN = 2 V / div
VOUT = 2 V / div
20
VOUT = 2 V / div
Time = 2 msec / div
Time = 2 msec / div
Figure 29. Startup with ENA
Figure 30. Startup with VIN
VIN = 10 mV / div (ac coupled)
VIN = 10 mV / div (ac coupled)
PH = 20 V / div
PH = 20 V / div
Inductor Current = 100 mA / div
Inductor Current = 100 mA / div
Time = 2 µsec / div
Time = 2 µsec / div
Figure 31. Input Ripple in DCM
Figure 32. Input Ripple in CCM
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
VIN = 10 mV / div (ac coupled)
VOUT = 10 mV / div (ac coupled)
PH = 20 V / div
PH = 20 V / div
Inductor Current = 100 mA / div
Inductor Current = 100 mA / div
Time = 2 µsec / div
Time = 50 µsec / div
Figure 33. Input Ripple Skip
VOUT = 10 mV / div (ac coupled)
Figure 34. Output Ripple in DCM
VOUT = 10 mV / div (ac coupled)
PH = 20 V / div
PH = 20 V / div
Inductor Current = 100 mA / div
Inductor Current = 100 mA / div
Time = 2 µsec / div
Time = 50 µsec / div
Figure 35. Output Ripple in CCM
Figure 36. Output Ripple Skip
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
21
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
DESIGN GUIDE – STEP-BY-STEP PROCEDURE Number 2
Figure 37. DCM Application Schematic
For Designing an Efficient, Low Output Current Power Supply at a Fixed Switching Frequency
This example details the design of a low output current, fixed switching regulator design using ceramic output
capacitors. A few parameters must be known in order to start the design process. These parameters are typically
determined at the system level. For this example, we will start with the following known parameters:
Output Voltage
3.3V
Transient Response 0 to 15mA load step
ΔVOUT = 4%
Maximum Output Current
10mA
Minimum Output Currert
3mA
Input Voltage
24V nom. 10V to 40V
Output Voltage Ripple
0.5% of VOUT
Switching Frequency
100kHz
Start Input Voltage (rising VIN)
9V
Stop Input Voltage (falling VIN)
8V
It is most desirable to have a power supply that is efficient and has a fixed switching frequency at low output
currents. A fixed frequency power supply will have a predictable output voltage ripple and noise. Using a
traditional continuous conduction mode (CCM) design method to calculate the output inductor will yield a large
inductance for a low output current supply. Using a CCM inductor will result in a large sized supply or will affect
efficiency from the large dc resistance an alternative is to operate in discontinuous conduction mode (DCM). Use
the procedure below to calculate the components values for designing a power supply operating in discontinuous
conduction mode. The advantage of operating a power supply in DCM for low output current is the fixed
switching frequency, lower output inductance, and lower dc resistance on the inductor. Use the frequency shift
and skip equations to estimate the maximum switching frequency.
The TPS54062 is designed for applications which require a fixed operating frequency and low output voltage
ripple at low output currents, thus, the TPS54062 does not have a pulse skip mode at light loads. Since the
device has a minimum controllable on time, there is an output current at which the power supply will pulse skip.
To ensure that the supply does not pulse skip at output current of the application the inductor value will be need
to be selected greater than a minimum value. The minimum inductance needed to maintain a fixed switching
frequency at the minimum load is calculated to be 0.9mH using Equation 26. Since the equation is ideal and was
derived without losses, assume the minimum controllable light load on time, tonminll, is 350ns. To maintain DCM
operation the inductor value and output current need to stay below a maximum value. The maximum inductance
is calculated to be 1.42mH using Equation 27. A 744062102 inductor from Wurth Elektronik is selected. If CCM
operation is necessary, use the previous design procedure.
22
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
Use Equation 28, to make sure the minimum current limit on the high side power switch is not exceeded at the
maximum output current. The peak current is calculated as 23.9mA and is lower than the 134 mA current limit.
To determine the rms current for the inductor and output capacitor, it is necessary to calculate the duty cycle.
The duty cycle, D1, for a step down regulator in DCM is calculated in Equation 29. D1 is the portion of the
switching cycle the high side power switch is on, and is calculated to be 0.1153. D2 is the portion of the switching
cycle the low side power switch is on, and is calculated to be 0.7253.
Using the Equation 31 and Equation 32, the rms current of the inductor and output capacitor are calculated, to be
12.8mA and 7.6mA respectively. Select components that ratings exceed the calculated rms values. Calculate the
output capacitance using the Equation 33 to Equation 35 and use the largest value, Vripple is the steady state
voltage ripple and deltaV is voltage change during a transient. A minimum of 1.5µF capacitance is calculated.
Additional capacitance de-ratings for aging, temperature and dc bias should be factored in which increases this
minimum value. For this example, a 22µF 6.3V X7R ceramic capacitor with 5mΩ ESR is used. To have a low
output ripple power supply use a low esr capacitor. Use Equation 36 to estimate the maximum esr for the output
capacitor. Equation 37 and Equation 38 estimate the rms current and capacitance for the input capacitor. An rms
current of 3.7mA and capacitance of 0.2µF is calculated. A 1µF 100V/X7R ceramic is used for this example.
æ V max - VO ö
t Onmin2
æ VSmax ö
LOmin ³ ç S
´
x fSW
÷ ´ ç
÷
VO
IOmin
è 2 ø
è
ø
(26)
æ VO ö
1
æ V min - VO ö
LOmax £ ç S
÷ ´
÷ ´ ç
2
fSW ´ IO
è
ø
è VSmin ø
(27)
æ 2 ´ VO ´ IOmax ´ (VSmax - VO ) ö
IL peak = ç
÷÷
ç
VSmax ´ LO ´ fSW
è
ø
æ 2 ´ VO ´ IO ´ LO ´ fSW
D1 = ç
ç
VS ´ (VS - VO )
è
ö
÷÷
ø
0.5
(28)
0.5
(29)
æ V - VO ö
D2 = ç S
÷ ´ D1
VO
è
ø
(30)
æ D1 + D2 ö
IL rms = IL peak ´ ç
÷
3
è
ø
0.5
(31)
æ æ D1 + D2 ö
æ D1 + D2 ö
ICOrms = IL peak ´ ç ç
÷ - ç
÷
çè
3
4
ø
è
ø
è
CO 1 £
ö
÷
÷
ø
0.5
(32)
æ D1 + D2 ö
IL peak
´ ç
÷
VRIPPLE
è 8 ´ fSW ø
CO 2 ³ LO ´
CO 3 ³ LO
RC
2
(Io
(VO
2
- 0
+ DV )
2
2
(33)
)
- V O2
(34)
I
1
´ O
DV fCO
(35)
V
£ RIPPLE
IL peak
(36)
æ æ D1 ö
æ D1 ö ö
- ç
ICINrms = IL peak ´ ç ç
÷
÷ ÷÷
çè 3 ø
4
è
ø ø
è
2
CIN ³
0.5
(37)
æ 0.25 ö
IO
´ ç
÷
VINRIPPLE
è fSW ø
(38)
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
23
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
Closing the Feedback Loop
The method presented here is easy to calculate and includes the effect of the slope compensation that is internal
to the device. This method assumes the crossover frequency is between the modulator pole and the esr zero
and the esr zero is at least 10 times greater the modulator pole. Once the output components are determined,
use the equations below to close the feedback loop. A current mode controlled power supply operating in DCM
has a transfer function which has an esr zero and pole as shown in Equation 39. To calculate the current mode
power stage gain, first calculate, Kdcm, DCM gain, and Fm, modulator gain, in Equation 40 and Equation 41.
Kdcm and Fm are 26.3 and 1.34 respectively. The location of the pole and esr zero are calculated using
Equation 42 and Equation 43 . The pole and zero are 67 Hz and 2 MHz, respectively. Use the lower value of
Equation 44 and Equation 45 as a starting point for the crossover frequency. Equation 44 is the geometric mean
of the power stage pole and the esr zero and Equation 45 is the mean of power stage pole and the switching
frequency. The crossover frequency is chosen as 2.5 kHz from Equation 45.
To determine the compensation resistor, RCOMP, use Equation 46. Assume the power stage transconductance,
gmps, is 0.65 A/V. The output voltage, VO, reference voltage, VREF, and amplifier transconductance, gmea, are
3.3V, 0.8V and 102µA/V, respectively. RCOMP is calculated to be 32.7kΩ, use the nearest standard value of
32.4kΩ. Use Equation 47 to set the compensation zero to the modulator pole frequency. Equation 47 yields
139nF for compensating capacitor CCOMP, a 330nF is used on the board. Use the larger value of Equation 48 or
Equation 49 to calculate the CPOLE, to set the compensation pole. Equation 49 yields 98 pF so the nearest
standard of 100 pF is used.
s
1+
2 ´ p ´ f ZERO
Gdcm(s) » Fm ´ Kdcm ´
s
1+
2 ´ p ´ fPOLE
(39)
Kdcm =
VO ´
2
´
D1
(VS
- VO )
æ
ö
ç
÷
Rdc
÷ - VO
VS ´ ç 2 +
VO ÷
ç
ç
IO ÷ø
è
gmps
Fm =
æ VS - VO ö
ç
÷ + 0.277
è LO ´ fSW ø
fPOLE (Hz) =
f ZERO (Hz) =
RC
fCO1(Hz) =
( f ZERO
fCO2 (Hz) =
( fSW
RCOMP
CPOLE1
´ fPOLE )
(41)
(42)
(43)
0.5
(44)
´ fPOLE )
0.5
fCO
=
x
Kdcm x Fm x fPOLE
CCOMP =
(45)
VO
VREF x gmea
1
2 ´ p ´ RCOMP ´ Kdcm ´ Fm
R ´ CO
= C
RCOMP
(46)
(47)
(48)
1
´ fSW ´ p
(49)
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
CPOLE2 =
24
VO
IO
V ö
æ
2 - O ÷
ç
VS ÷
1
´ ç
VO ÷
ç
´ CO ´ 2 ´ p
ç1 - V ÷
S ø
è
1
´ CO ´ 2 ´ p
(40)
RCOMP
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
Characteristics
SPACER
100
100
VOUT =3.3V
90
80
80
70
70
Efficiency (%)
Efficiency (%)
90
60
50
40
30
10
0
10
0
Figure 38. Efficiency vs Output Current
135
0.4
90
10
45
0
0
−45
−10
Output Voltage Normalized (%)
0.5
20
−90
−20
Gain
Phase
−30
10
−135
100
1000
Frequency (Hz)
−180
100000
10000
VIN = 10V
VIN = 24V
VIN = 40
VOUT = 5V
0
0.005 0.01 0.015 0.02 0.025 0.03 0.035 0.04 0.045 0.05
Output Current (A)
G021
Figure 39. Efficiency vs Output Current
180
Phase (°)
VIN = 24V
IOUT = 5ma
30
Gain (dB)
40
20
0.005 0.01 0.015 0.02 0.025 0.03 0.035 0.04 0.045 0.05
Output Current (A)
G020
40
−40
50
30
VIN = 10V
VIN = 24V
VIN = 40V
20
0
60
0.3
0.2
0.1
0
−0.1
−0.2
−0.3
−0.4
−0.5
G018
Figure 40. Gain vs Phase
VIN = 24V
VOUT = 3.3V
0
0.01
0.02
0.03
Output Current (A)
0.04
0.05
G022
Figure 41. Output Voltage vs Output Current
Output Voltage Normalized (%)
0.25
IOUT = 7.5mA
0.20
0.15
0.10
0.05
0.00
−0.05
−0.10
−0.15
−0.20
−0.25
0
10
20
30
Input Voltage (V)
40
50
G023
Figure 42. Output Voltage vs Input Voltage
Figure 43. Load Transient
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
25
TPS54062
SLVSAV1 – MAY 2011
26
www.ti.com
Figure 44. Unload Transient
Figure 45. Startup With ENA
Figure 46. Startup With VIN
Figure 47. Prebias Startup With ENA
Figure 48. Prebias Startup With VIN
Figure 49. Input and Output Ripple in DCM
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
TPS54062
SLVSAV1 – MAY 2011
www.ti.com
Figure 50. Input and Output Ripple in CCM
Layout
Layout is a critical portion of good power supply design. There are several signals paths that conduct fast
changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise
or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed
to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to
minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the GND pin. See for a
PCB layout example. Since the PH connection is the switching node and output inductor should be located close
to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The
RT/CLK pin is sensitive to noise. so the RT resistor should be located as close as possible to the IC and routed
with minimal lengths of trace. The additional external components can be placed approximately as shown. It may
be possible to obtain acceptable performance with alternate PCB layouts; however; this layout has been shown
to produce good results and is meant as a guideline.
VOUT
GND
Input
Capacitor
Route Boot Capacitor
Trace on another layer to
provide wide path for
topside ground
Output
Capacitor
Output
Inductor
Boot
Capacitor
BOOT
VIN
UVLO
Adjust
Resistor
PH
VIN
GND
EN
COMP
RT/CLK
Compensation
Network
Feedback
Resistors
VSENSE
Frequency Set
Resistor
Signal VIA
Figure 51. PCB Layout Example
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54062
27
PACKAGE OPTION ADDENDUM
www.ti.com
3-Jun-2011
PACKAGING INFORMATION
Orderable Device
TPS54062DGKR
Status
(1)
ACTIVE
Package Type Package
Drawing
MSOP
DGK
Pins
Package Qty
8
2500
Eco Plan
(2)
Green (RoHS
& no Sb/Br)
Lead/
Ball Finish
MSL Peak Temp
(3)
Samples
(Requires Login)
CU NIPDAU Level-2-260C-1 YEAR
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
www.ti.com/audio
Communications and Telecom www.ti.com/communications
Amplifiers
amplifier.ti.com
Computers and Peripherals
www.ti.com/computers
Data Converters
dataconverter.ti.com
Consumer Electronics
www.ti.com/consumer-apps
DLP® Products
www.dlp.com
Energy and Lighting
www.ti.com/energy
DSP
dsp.ti.com
Industrial
www.ti.com/industrial
Clocks and Timers
www.ti.com/clocks
Medical
www.ti.com/medical
Interface
interface.ti.com
Security
www.ti.com/security
Logic
logic.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Power Mgmt
power.ti.com
Transportation and
Automotive
www.ti.com/automotive
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
Wireless
www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions
www.ti.com/lprf
TI E2E Community Home Page
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated