TI THS6072CD

THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
D
D
D
D
D
D
D
D
D
ADSL Differential Receiver
– Ideal for Central Office or Remote
Terminal Applications
Low 3.4 mA Per Channel Quiescent Current
10 nV/√Hz Voltage Noise
Very Low Distortion
– THD = –79 dBc (f = 1 MHz, RL = 1 kΩ)
High Speed
– 175 MHz Bandwidth (–3 dB, G = 1)
– 230 V/µs Slew Rate
High Output Drive, IO = 85 mA (typ)
Wide Range of Power Supplies
– VCC = ±5 V to ±15 V
Available in Standard SOIC or MSOP
PowerPAD Package
Evaluation Module Available
THS6072
D OR DGN PACKAGE
(TOP VIEW)
1OUT
1IN –
1IN +
VCC–
1
8
2
7
3
6
4
5
VCC+
2OUT
2IN –
2IN+
Cross Section View Showing
PowerPAD Option (DGN)
description
The THS6072 is a high-speed, low-power differential receiver designed for ADSL communication systems. Its
low 3.4-mA per channel quiescent current reduces power to half that of other ADSL receivers making it ideal
for low power ADSL applications. This receiver operates with a very low distortion of –79 dBc
(f = 1 MHz, RL = 1 kΩ). The THS6072 is a voltage feedback amplifier offering a high 175-MHz bandwidth and
230-V/µs slew rate and is unity gain stable. It operates over a wide range of power supply voltages including
±4.5 V to ±15 V. This device is available in a standard SOIC or MSOP PowerPAD package.
HIGH-SPEED xDSL LINE DRIVER/RECEIVER FAMILY
DEVICE
THS6002
THS6012
THS6022
THS6032
THS6062
THS6072
THS7002
DRIVER
RECEIVER
•
•
•
•
•
•
•
•
5V
•
±5 V
±15 V
•
•
•
•
•
•
•
•
•
•
•
•
•
•
DESCRIPTION
500-mA differential line driver and receiver
500-mA differential line driver
250-mA differential line driver
500-mA low-power ADSL central-office line driver
Low-noise ADSL receiver
Low-power ADSL receiver
Low-noise programmable-gain ADSL receiver
CAUTION: The THS6072 provides ESD protection circuitry. However, permanent damage can still occur if this device is subjected
to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss
of functionality.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
Copyright  2000, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
AVAILABLE OPTIONS
PACKAGED DEVICES
TA
NUMBER OF
CHANNELS
PLASTIC
SMALL OUTLINE†
(D)
PLASTIC
MSOP†
(DGN)
MSOP
SYMBOL
EVALUATION
MODULE
0°C to 70°C
2
THS6072CD
THS6072CDGN
AHZ
THS6072EVM
– 40°C to 85°C
2
THS6072ID
THS6072IDGN
AIA
—
† The D and DGN packages are available taped and reeled. Add an R suffix to the device type (i.e., THS6072CDGN).
functional block diagram
VCC
1IN–
1OUT
1IN+
2IN–
2OUT
2IN+
–VCC
Figure 1. THS6072 – Dual Channel
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±16.5 V
Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±VCC
Output current, IO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 mA
Differential input voltage, VIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±4 V
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Maximum junction temperature, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C
Operating free-air temperature, TA: C-suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
I-suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 40°C to 85°C
Storage temperature, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
DISSIPATION RATING TABLE
PACKAGE
θJA
(°C/W)
θJC
(°C/W)
TA = 25°C
POWER RATING
D
167‡
38.3
740 mW
DGN§
58.4
4.7
2.14 W
‡ This data was taken using the JEDEC standard Low-K test PCB. For the JEDEC Proposed
High-K test PCB, the θJA is 95°C/W with a power rating at TA = 25°C of 1.32 W.
§ This data was taken using 2 oz. trace and copper pad that is soldered directly to a 3 in. × 3 in.
PC. For further information, refer to Application Information section of this data sheet.
recommended operating conditions
MIN
Supply voltage
voltage, VCC+
CC and VCC–
CC
Operating free-air
free air temperature,
temperature TA
NOM
MAX
± 4.5
±16
Single supply
9
32
C-suffix
0
70
– 40
85
Dual supply
I-suffix
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
UNIT
V
°C
3
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
electrical characteristics at TA = 25°C, VCC = ±15 V, RL = 150 Ω (unless otherwise noted)
dynamic performance
PARAMETER
MIN
TYP
Gain = 1
VCC = ± 15 V
VCC = ± 5 V
Gain = –1
1
Bandwidth for 0.1
0 1 dB flatness
VCC = ± 15 V
VCC = ± 5 V
Gain = 1
Full power bandwidth†
VO(pp) = 20 V,
VO(pp) = 5 V,
VCC = ± 15 V
VCC = ± 5 V
Slew rate‡
VCC = ± 15 V,
VCC = ± 5 V,
20-V step
Gain = 5
230
5-V step
Gain = 1
170
Settling time to 0
0.1%
1%
VCC = ± 15 V,
VCC = ± 5 V,
5-V step
Settling time to 0
0.01%
01%
VCC = ± 15 V,
VCC = ± 5 V,
5-V step
Small signal bandwidth (–3
( 3 dB)
Small-signal
BW
SR
TEST CONDITIONS
VCC = ± 15 V
VCC = ± 5 V
ts
2-V step
2-V step
MAX
175
MHz
160
70
MHz
65
35
MHz
35
2.7
MHz
7.1
V/µs
43
Gain = –1
1
ns
30
233
Gain = –1
1
UNIT
ns
280
† Slew rate is measured from an output level range of 25% to 75%.
‡ Full power bandwidth = slew rate/2π VO(Peak).
noise/distortion performance
PARAMETER
TEST CONDITIONS
VO(
O(pp)) = 2 V,,
f = 1 MHz, Gain = 2
VCC = ± 15 V
VCC = ± 5 V
MIN
TYP
RL = 1 kΩ
–79
RL = 1 kΩ
–77
MAX
UNIT
THD
Total harmonic distortion
dBc
Vn
In
Input voltage noise
VCC = ± 5 V or ± 15 V,
VCC = ± 5 V or ± 15 V,
f = 10 kHz
10
nV/√Hz
Input current noise
f = 10 kHz
0.7
pA/√Hz
XT
Channel-to-channel crosstalk
VCC = ± 5 V or ± 15 V,
f = 1 MHz
–75
dB
dc performance
PARAMETER
TEST CONDITIONS
VCC = ± 15 V
V,
VO = ± 10 V
V,
RL = 1 kΩ
TA = 25°C
TA = full range
VCC = ± 5 V
V,
VO = ± 2
2.5
5V
V,
RL = 250 Ω
TA = 25°C
TA = full range
Open loop gain
VOS
TA = 25°C
TA = full range
Input offset voltage
Offset voltage drift
IIB
Input bias current
IOS
Input offset current
Offset current drift
4
TA = full range
TA = 25°C
VCC = ± 5 V or ± 15 V
TA = full range
TA = 25°C
MIN
TYP
10
19
8
16
POST OFFICE BOX 655303
7
8
6
8
20
mV
µV/°C
15
1.2
250
400
0.3
• DALLAS, TEXAS 75265
V/mV
7
1
UNIT
V/mV
9
TA = full range
TA = full range
MAX
µA
nA
nA/°C
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
electrical characteristics at TA = 25°C, VCC = ±15 V, RL = 150 Ω (unless otherwise noted) (continued)
input characteristics
PARAMETER
TEST CONDITIONS
VICR
Common mode input voltage range
Common-mode
VCC = ± 15 V
VCC = ± 5 V
CMRR
Common mode rejection ratio
VCC = ± 15 V,
VCC = ± 5 V,
RI
Input resistance
CI
Input capacitance
VICR = ± 12 V,
VICR = ± 2 V,
TA = full range
TA = full range
MIN
TYP
± 13.8
±14.1
MAX
UNIT
± 3.8
± 3.9
78
93
84
90
dB
1
MΩ
1.5
pF
V
dB
output characteristics
PARAMETER
VO
Output voltage swing
TEST CONDITIONS
VCC = ± 15 V
VCC = ± 5 V
MIN
TYP
RL = 250 Ω
±12
±13.6
RL = 150 Ω
±3.4
± 3.8
VCC = ± 15 V
VCC = ± 5 V
RL = 1 kΩ
RL = 20 Ω
IO
Output current†
VCC = ± 15 V
VCC = ± 5 V
ISC
Short-circuit current†
VCC = ± 15 V
±13
±13.8
±3.5
± 3.9
65
85
50
70
MAX
UNIT
V
V
mA
100
mA
RO
Output resistance
Open loop
13
Ω
† Observe power dissipation ratings to keep the junction temperature below the absolute maximum rating when the output is heavily loaded or
shorted. See the absolute maximum ratings section of this data sheet for more information.
power supply
PARAMETER
VCC
ICC
Supply voltage operating range
TEST CONDITIONS
MIN
Dual supply
Single supply
TYP
±16.5
9
33
VCC = ± 15 V
TA = 25°C
TA = full range
3.4
VCC = ± 5 V
TA = 25°C
TA = full range
2.9
Supply current (per amplifier)
PSRR Power supply rejection ratio
VCC = ± 5 V or ± 15 V
‡ Full range = 0°C to 70°C for C suffix and – 40°C to 85°C for I suffix
§ Slew rate is measured from an output level range of 25% to 75%.
¶ Full power bandwidth = slew rate/2π VO(Peak).
POST OFFICE BOX 655303
TA = full range
• DALLAS, TEXAS 75265
MAX
±4.5
UNIT
V
4.2
5
3.7
mA
4.5
79
90
dB
5
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
TYPICAL CHARACTERISTICS
OPEN LOOP GAIN
& PHASE RESPONSE
vs
FREQUENCY
100.00
45°
80.00
0°
20
40.00
–45°
90°
Phase
20.00
135°
0.00
Crosstalk – dB
Gain
Phase Responce
Open Loop Gain – dB
0
60.00
CROSSTALK
vs
FREQUENCY
VCC = ±15 V
Gain = 1
RF = 0 Ω
RL = 150 Ω
–20
–40
–60
180°
VCC = ±5 V and ±15 V
–20.00
100
1k
10k
100k 1M
10M 100M
–225°
1G
–80
100k
1M
f – Frequency – Hz
TOTAL HARMONIC DISTORTION
vs
FREQUENCY
–60
RL = 150 Ω
–70
RL = 1 kΩ
–90
100.00
1M
f - Frequency - Hz
–50
RL = 150 Ω
–70
RL = 1 kΩ
–80
–90
VCC = ±5 V(0.1%)
VCC = ±15 V(0.1%)
2
1000.00
10M
3
4
5
VO – Output Step Voltage – V
Figure 6
DISTORTION
vs
OUTPUT VOLTAGE
DISTORTION
vs
OUTPUT VOLTAGE
–50
–50
2nd Harmonic
2nd Harmonic
–VCC
–40
+VCC
–60
–60
3rd Harmonic
–70
–80
VCC = ± 15 V
RL = 1 kΩ
Gain = 5
f = 1 MHz
–90
–80
Distortion – dBc
–20
Distortion – dBc
PSRR - Power Supply Rejection Ratio - dB
6
VCC = ±15 V(0.01%)
130
10
100.00
1M
f - Frequency - Hz
–60
100M
3rd Harmonic
–70
–80
VCC = ± 15 V
RL = 150 Ω
Gain = 5
f = 1 MHz
–90
–100
Figure 7
VCC = ±5 V(0.01%)
170
50
VCC = ± 15 V & ± 5 V
1M
10M
f - Frequency - Hz
210
Figure 5
POWER SUPPLY REJECTION
RATIO
vs
FREQUENCY
–100
100k
250
90
Figure 4
0
290
–60
–100
10.00
100k
1000.00
10M
330
VCC = ± 5 V
Gain = 2
VO(PP) = 2 V
Settling Time – ns
THD - Total Harmonic Distortion - dBc
THD - Total Harmonic Distortion - dBc
–40
VCC = ± 15 V
Gain = 2
VO(PP) = 2 V
–100
10.00
100k
1G
SETTLING
vs
OUTPUT STEP
TOTAL HARMONIC DISTORTION
vs
FREQUENCY
–40
–80
100M
Figure 3
Figure 2
–50
10M
f – Frequency – Hz
–100
0
5
10
15
20
VO – Output Voltage – V
Figure 8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
0
5
10
15
VO – Output Voltage – V
Figure 9
20
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
TYPICAL CHARACTERISTICS
DISTORTION
vs
FREQUENCY
–60
–70
2nd Harmonic
–80
DISTORTION
vs
FREQUENCY
–50
VCC = ± 5 V
RL = 1 kΩ
Gain = 2
VO(PP) = 2 V
–70
VCC = ± 15 V
RL = 150 Ω
Gain = 2
VO(PP) = 2 V
–60
Distortion – dBc
Distortion – dBc
–60
–50
VCC = ± 15 V
RL = 1 kΩ
Gain = 2
VO(PP) = 2 V
Distortion – dBc
–50
DISTORTION
vs
FREQUENCY
2nd Harmonic
–80
3rd Harmonic
–70
2nd Harmonic
–80
3rd Harmonic
–90
–90
–90
3rd Harmonic
–100
10.00
100k
100.00
1M
–100
10.00
100k
1000.00
10M
f – Frequency – Hz
Figure 10
Figure 11
Figure 12
OUTPUT AMPLITUDE
vs
FREQUENCY
2nd Harmonic
–80
–90
–2
f – Frequency – Hz
Figure 13
–4
VCC = ± 15 V
Gain = 1
RL = 1 kΩ
VO(PP) = 63 mV
100.00
1000.00
10000.00
1M
10M
100M 100000.00
1G
f - Frequency - Hz
Figure 16
100.00
1000.00
10000.00
1M
10M
100M 100000.00
1G
f - Frequency - Hz
Figure 15
OUTPUT AMPLITUDE
vs
FREQUENCY
2
RF = 1.3 kΩ
0
RF = 0 Ω
–2
–4
–6
–8
10.00
100k
VCC = ± 5 V
Gain = 1
RL = 1 kΩ
VO(PP) = 63 mV
Figure 17
• DALLAS, TEXAS 75265
RF = 2 kΩ
0
RF = 1 kΩ
–2
–4
–6
100.00
1000.00
10000.00
1M
10M
100M 100000.00
1G
f - Frequency - Hz
POST OFFICE BOX 655303
Output Amplitude – dB
–2
VCC = ± 5 V
Gain = 1
RL = 150 Ω
VO(PP) = 63 mV
RF = 51 Ω
Output Amplitude – dB
Output Amplitude – dB
RF = 0 Ω
–2
–6
10.00
100k
2
RF = 51 Ω
0
RF = 0 Ω
–4
100.00
1000.00
10000.00
1M
10M
100M 100000.00
1G
f - Frequency - Hz
RF = 130 Ω
0
OUTPUT AMPLITUDE
vs
FREQUENCY
2
–8
10.00
100k
VCC = ± 15 V
Gain = 1
RL = 150 Ω
VO(PP) = 63 mV
RF = 51 Ω
2
Figure 14
OUTPUT AMPLITUDE
vs
FREQUENCY
–6
RF = 130 Ω
RF = 0 Ω
–6
10.00
100k
1000.00
10M
RF = 51 Ω
0
–4
100.00
1M
4
Output Amplitude – dB
3rd Harmonic
–70
2
1000.00
10M
OUTPUT AMPLITUDE
vs
FREQUENCY
4
VCC = ± 5 V
RL = 150 Ω
Gain = 2
VO(PP) = 2 V
–100
10.00
100k
100.00
1M
f – Frequency – Hz
Output Amplitude – dB
Distortion – dBc
–60
–100
10.00
100k
1000.00
10M
f – Frequency – Hz
DISTORTION
vs
FREQUENCY
–50
100.00
1M
–8
10.00
100k
VCC = ± 15 V
Gain = –1
RL = 150 Ω
VO(PP) = 63 mV
100.00
1000.00
10000.00
1M
10M
100M 100000.00
1G
f - Frequency - Hz
Figure 18
7
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
TYPICAL CHARACTERISTICS
OUTPUT AMPLITUDE
vs
FREQUENCY
OUTPUT AMPLITUDE
vs
FREQUENCY
2
2
2
RF = 1 kΩ
–2
–4
VCC = ± 5 V
Gain = –1
RL = 150 Ω
VO(PP) = 63 mV
RF = 1.3 kΩ
–2
–4
–6
–8
10.00
100k
100.00
1000.00
10000.00
1M
10M
100M 100000.00
1G
f - Frequency - Hz
VCC = ± 15 V
Gain = –1
RL = 1 kΩ
VO(PP) = 63 mV
6
RF = 750 Ω
4
2
0
–2
10.00
100k
100.00
1000.00
10000.00
1M
10M
100M 100000.00
1G
f - Frequency - Hz
VCC = ± 5 V
Gain = 2
RL = 150 Ω
VO(PP) = 126 mV
V O – Output Voltage – V
6
100.00
1000.00
10000.00
1M
10M
100M 100000.00
1G
f - Frequency - Hz
2
–2
10.00
100k
VCC = ± 15 V
Gain = 2
RL = 1 kΩ
VO(PP) = 126 mV
100.00
1000.00
10000.00
1M
10M
100M 100000.00
1G
f - Frequency - Hz
Figure 24
5-V STEP RESPONSE
3
VCC = ± 5 V
Gain = 2
RF = 1.2 kΩ
RL = 150 Ω
0.8
VCC = ± 5 V
Gain = 2
RL = 1 kΩ
VO(PP) = 126 mV
4
2-V STEP RESPONSE
RF = 1.2 kΩ
2
RF = 1.2 kΩ
0
100.00
1000.00
10000.00
1M
10M
100M 100000.00
1G
f - Frequency - Hz
1.2
4
6
Figure 23
8
RF = 1.5 kΩ
Output Amplitude – dB
VCC = ± 15 V
Gain = 2
RL = 150 Ω
VO(PP) = 126 mV
RF = 1.5 kΩ
RF = 1.5 kΩ
OUTPUT AMPLITUDE
vs
FREQUENCY
Output Amplitude – dB
OUTPUT AMPLITUDE
vs
FREQUENCY
8
Figure 22
8
100.00
1000.00
10000.00
1M
10M
100M 100000.00
1G
f - Frequency - Hz
Figure 21
2
V O – Output Voltage – V
2
Output Amplitude – dB
Output Amplitude – dB
4
Figure 25
VCC = ± 5 V
Gain = –1
RL = 1 kΩ
VO(PP) = 63 mV
RF = 1.2 kΩ
RF = 1.5 kΩ
RF = 750 Ω
–2
10.00
100k
–4
–8
10.00
100k
8
RF = 1.2 kΩ
0
–2
OUTPUT AMPLITUDE
vs
FREQUENCY
8
–2
10.00
100k
RF = 1.3 kΩ
Figure 20
OUTPUT AMPLITUDE
vs
FREQUENCY
6
0
–6
100.00
1000.00
10000.00
1M
10M
100M 100000.00
1G
f - Frequency - Hz
Figure 19
0
RF = 1.5 kΩ
RF = 2 kΩ
0
Output Amplitude – dB
RF = 2 kΩ
0
–8
10.00
100k
RF = 1.5 kΩ
Output Amplitude – dB
Output Amplitude – dB
RF = 1.3 kΩ
–6
OUTPUT AMPLITUDE
vs
FREQUENCY
0.4
0.0
–0.4
–0.8
1
0
–1
VCC = ± 5 V
Gain = –1
RF = 1.3 kΩ
RL = 150 Ω
–2
–1.2
–3
0
200
400
600
t - Time - ns
800
1000
Figure 26
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
0
200
400
600
t - Time - ns
Figure 27
800
1000
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
TYPICAL CHARACTERISTICS
2-V STEP RESPONSE
VCC = ± 15 V
Gain = 2
RF = 1.2 kΩ
RL = 150 Ω
0.8
0.6
8
0.4
0.2
–0.0
–0.2
–0.4
–0.6
6
4
2
0
–2
–4
–6
–0.8
–8
–1.0
–10
–1.2
1.5
VCC = ± 15 V
Gain = 5
RF = 1.2 kΩ
RL = 150 Ω
10
V O – Output Voltage – V
1.0
–12
0
200
400
600
t - Time - ns
800
1000
0
200
Figure 28
400
600
t - Time - ns
800
1000
V
13
1.8
VO - Output Voltage -
VCC = ±15 V
1.6
1.5
I
VCC = ± 5 V
11
RL = 1 kΩ
9
RL = 150 Ω
7
5
3
–20
0
20
40
60
80
TA - Free-Air Temperature - °C
5
100
7
9
11
13
±VCC - Supply Voltage - V
Figure 31
I CC – Supply Current – mA
VO – Output Voltage – V
7
VCC = ± 5 V
RL = 1 kΩ
VCC = ± 5 V
RL = 150 Ω
3
1
–40
–20
0
20
40
60
80
TA – Free-Air Temperature – _C
Figure 34
11
9
7
5
3
5
7
9
11
13
±VCC - Supply Voltage - V
15
Figure 33
VOLTAGE & CURRENT NOISE
vs
FREQUENCY
100
3.6
VCC = ± 15 V
RL = 1 kΩ
5
TA=25°C
15
3.8
VCC = ± 15 V
RL = 150 Ω
100
13
SUPPLY CURRENT
vs
SUPPLY VOLTAGE
15
–20
0
20
40
60
80
TA - Free-Air Temperature - °C
15
Figure 32
OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE
9
0.3
–40
V n – Voltage Noise – nV/ Hz
I n – Current Noise – pA/ Hz
IB – Input Bias Current – µ A
1.9
11
VCC = ± 5 V
0.5
COMMON-MODE INPUT VOLTAGE
vs
SUPPLY VOLTAGE
15
13
0.7
Figure 30
TA=25°C
1.3
–40
0.9
OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE
2.0
1.4
VCC = ± 15 V
1.1
Figure 29
INPUT BIAS CURRENT
vs
FREE-AIR TEMPERATURE
1.7
1.3
V ICR – Common-Mode Input Voltage – ± V
V O – Output Voltage – V
20-V STEP RESPONSE
12
V IO – Input Offset Voltage – mV
1.2
INPUT OFFSET VOLTAGE
vs
FREE-AIR TEMPERATURE
TA=85°C
3.4
VCC = ± 15 V and ± 5 V
TA = 25°C
VN
10
3.2
TA=25°C
3.0
2.8
TA=–40°C
2.6
IN
1
2.4
100
0.1
2.2
5
7
9
11
13
± VCC - Supply Voltage - V
15
Figure 35
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
10
100
1k
10k
f - Frequency - Hz
100k
Figure 36
9
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
APPLICATION INFORMATION
ADSL line noise
Per ANSI T1.413, the noise power spectral density for an ADSL line is –140 dBm/√Hz. This results in a voltage
noise requirement of less than 31.6 nV/√Hz for the receiver in an ADSL system with a 1:1 transformer ratio.
Noise Power Spectral Density = –140 dBm/√Hz
Power = 1e–17 × 1 Hz = 0.01 fW
Assume: RL = 100 Ω
Vnoise = √(P×R) = √(0.01 fW × 100 Ω) = 31.6 nV/√Hz
For ADSL systems that use a 1:2 transformer ratio, such as central office line cards, the voltage noise
requirement for the receiver is lowered to 15.8 nV/√Hz.
TRANSFORMER
RATIO
Vnoise ON LINE
1:1
31.6 nV/√Hz
1:2
15.8 nV/√Hz
The THS6072 was designed to operate with 10 nV/√Hz voltage noise, exceeding the noise requirements for
an ADSL system operating with 1:1 or 1:2 transformer ratios. For systems where a voltage noise of less than
10 nV/√Hz voltage noise is required, see the THS6062 low noise ADSL receiver which operates with a voltage
noise level of 1.6 nV/√Hz.
minimizing distortion
One way to minimize distortion is to increase the load impedance seen by the amplifier, thereby reducing the
currents in the output stage. This will help keep the output transistors in their linear amplification range and will
also reduce the heating effects. This can be seen in Figure 10 through Figure 13, which show a 1-kΩ load
distortion is much better than a 150-Ω load.
10
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
APPLICATION INFORMATION
THS6032
Driver 1
VIN+
12.5 Ω
+
_
1:2
100 Ω
To Telephone Line
1 kΩ
2 kΩ
2 kΩ
Driver 2
VIN–
12.5 Ω
+
_
THS6072
1 kΩ
1 kΩ
–
+
Receiver 1
VOUT+
2 kΩ
1 kΩ
1 kΩ
1 kΩ
–
+
VOUT–
Receiver 2
Figure 37. Typical ADSL Central Office Application
THS6022
Driver 1
VIN+
50 Ω
+
_
1:1
100 Ω
To Telephone Line
1 kΩ
2 kΩ
2 kΩ
Driver 2
VIN–
50 Ω
+
_
THS6072
1 kΩ
1 kΩ
–
+
Receiver 1
VOUT+
2 kΩ
1 kΩ
1 kΩ
1 kΩ
1 kΩ
–
+
VOUT–
Receiver 2
Figure 38. Typical ADSL Remote Terminal Application
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
11
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
APPLICATION INFORMATION
theory of operation
The THS6072 is a high-speed, operational amplifier configured in a voltage feedback architecture. It is built
using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing
fTs of several GHz. This results in an exceptionally high performance amplifier that has a wide bandwidth, high
slew rate, fast settling time, and low distortion. A simplified schematic is shown in Figure 39.
(7) VCC +
(6) OUT
IN – (2)
IN + (3)
(4) VCC –
NULL (1)
NULL (8)
Figure 39. THS6072 Simplified Schematic
noise calculations and noise figure
Noise can cause errors on very small signals. This is especially true when amplifying small signals, where
signal-to-noise ratio (SNR) is very important. The noise model for the THS6072 is shown in Figure 40. This
model includes all of the noise sources as follows:
•
•
•
•
12
en = Amplifier internal voltage noise (nV/√Hz)
IN+ = Noninverting current noise (pA/√Hz)
IN– = Inverting current noise (pA/√Hz)
eRx = Thermal voltage noise associated with each resistor (eRx = 4 kTRx )
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
APPLICATION INFORMATION
noise calculations and noise figure (continued)
eRs
RS
en
Noiseless
+
_
eni
IN+
eno
eRf
RF
eRg
IN–
RG
Ǹǒ Ǔ
Figure 40. Noise Model
The total equivalent input noise density (eni) is calculated by using the following equation:
e
Where:
+
ni
en
2
ǒ
) IN )
Ǔ )ǒ ǒ
2
R
S
IN–
R
ǓǓ
ǒ
Ǔ
ø RG ) 4 kTRs ) 4 kT RF ø RG
F
2
k = Boltzmann’s constant = 1.380658 × 10–23
T = Temperature in degrees Kelvin (273 +°C)
RF || RG = Parallel resistance of RF and RG
ǒ Ǔ
To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density (eni) by the
overall amplifier gain (AV).
e no
+ eni AV + e
ni
1
) RR
F
(noninverting case)
G
As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the
closed-loop gain is increased (by reducing RG), the input noise is reduced considerably because of the parallel
resistance term. This leads to the general conclusion that the most dominant noise sources are the source
resistor (RS) and the internal amplifier noise voltage (en). Because noise is summed in a root-mean-squares
method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly
simplify the formula and make noise calculations much easier to calculate.
For more information on noise analysis, please refer to the Noise Analysis section in Operational Amplifier
Circuits Applications Report (literature number SLVA043).
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
13
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
APPLICATION INFORMATION
noise calculations and noise figure (continued)
This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise
figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be
defined and is typically 50 Ω in RF applications.
NF
+ 10log
ȱȧ
Ȳǒ
ȳȧ
Ǔȴ
e 2
ni
2
e
Rs
Because the dominant noise components are generally the source resistance and the internal amplifier noise
voltage, we can approximate the noise figure as:
ȱȧ ȡȧǒ
ȧȧ )Ȣ
ȧȲ
e
NF
+ 10log
1
Ǔ )ǒ )
Ǔ ȣȧȤȳȧ
2
n
IN
4 kTR
2
R
S
S
ȧȧ
ȧȴ
Figure 41 shows the noise figure graph for the THS6072.
NOISE FIGURE
vs
SOURCE RESISTANCE
40.00
35.00
f = 10 kHz
TA = 25°C
Noise Figure (dB)
30.00
25.00
20.00
15.00
10.00
5.00
0.00
10
100
1k
10k
100k
Source Resistance – RS (Ω)
Figure 41. Noise Figure vs Source Resistance
14
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
APPLICATION INFORMATION
driving a capacitive load
Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are
taken. The first is to realize that the THS6072 has been internally compensated to maximize its bandwidth and
slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the
output will decrease the device’s phase margin leading to high frequency ringing or oscillations. Therefore, for
capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of
the amplifier, as shown in Figure 42. A minimum value of 20 Ω should work well for most applications. For
example, in 75-Ω transmission systems, setting the series resistor value to 75 Ω both isolates any capacitance
loading and provides the proper line impedance matching at the source end.
1.3 kΩ
1.3 kΩ
_
Input
20 Ω
Output
THS6072
+
CLOAD
Figure 42. Driving a Capacitive Load
offset voltage
The output offset voltage, (VOO) is the sum of the input offset voltage (VIO) and both input bias currents (IIB) times
the corresponding gains. The following schematic and formula can be used to calculate the output offset
voltage:
RF
IIB–
RG
+
–
VI
VO
+
RS
ǒ ǒ ǓǓ ǒ ǒ ǓǓ
IIB+
V
OO
+ VIO 1 )
R
R
F
G
" IIB) RS
1
)
R
R
F
G
" IIB– RF
Figure 43. Output Offset Voltage Model
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
15
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
APPLICATION INFORMATION
general configurations
When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often
required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier
(see Figure 44).
RG
RF
–
VI
VO
+
R1
V
O
V
I
C1
ǒ Ǔǒ
+ 1 ) RRF
G
1
f
–3dB
Ǔ
1
+ 2pR1C1
) sR1C1
1
Figure 44. Single-Pole Low-Pass Filter
16
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
APPLICATION INFORMATION
circuit layout considerations
To achieve the levels of high frequency performance of the THS6072, follow proper printed-circuit board high
frequency design techniques. A general set of guidelines is given below. In addition, a THS6072 evaluation
board is available to use as a guide for layout or for evaluating the device performance.
D
D
D
D
D
Ground planes – It is highly recommended that a ground plane be used on the board to provide all
components with a low inductive ground connection. However, in the areas of the amplifier inputs and
output, the ground plane can be removed to minimize the stray capacitance.
Proper power supply decoupling – Use a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic
capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers
depending on the application, but a 0.1-µF ceramic capacitor should always be used on the supply terminal
of every amplifier. In addition, the 0.1-µF capacitor should be placed as close as possible to the supply
terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less
effective. The designer should strive for distances of less than 0.1 inches between the device power
terminals and the ceramic capacitors.
Sockets – Sockets are not recommended for high-speed operational amplifiers. The additional lead
inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly
to the printed-circuit board is the best implementation.
Short trace runs/compact part placements – Optimum high frequency performance is achieved when stray
series inductance has been minimized. To realize this, the circuit layout should be made as compact as
possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting
input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray
capacitance at the input of the amplifier.
Surface-mount passive components – Using surface-mount passive components is recommended for high
frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of
surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray
inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
kept as short as possible.
general PowerPAD design considerations
The THS6072 is available packaged in a thermally-enhanced DGN package, which is a member of the
PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is
mounted [see Figure 45(a) and Figure 45(b)]. This arrangement results in the lead frame being exposed as a
thermal pad on the underside of the package [see Figure 45(c)]. Because this thermal pad has direct thermal
contact with the die, excellent thermal performance can be achieved by providing a good thermal path away
from the thermal pad.
The PowerPAD package allows for both assembly and thermal management in one manufacturing operation.
During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be
soldered to a copper area underneath the package. Through the use of thermal paths within this copper area,
heat can be conducted away from the package into either a ground plane or other heat dissipating device.
The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the
surface mount with the, heretofore, awkward mechanical methods of heatsinking.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
17
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
APPLICATION INFORMATION
general PowerPAD design considerations (continued)
DIE
Side View (a)
Thermal
Pad
DIE
End View (b)
Bottom View (c)
NOTE A: The thermal pad is electrically isolated from all terminals in the package.
Figure 45. Views of Thermally Enhanced DGN Package
Although there are many ways to properly heatsink this device, the following steps illustrate the recommended
approach.
Thermal pad area (68 mils x 70 mils) with 5 vias
(Via diameter = 13 mils)
Figure 46. PowerPAD PCB Etch and Via Pattern
1. Prepare the PCB with a top side etch pattern as shown in Figure 46. There should be etch for the leads as
well as etch for the thermal pad.
2. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small
so that solder wicking through the holes is not a problem during reflow.
3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps
dissipate the heat generated by the THS6072DGN IC. These additional vias may be larger than the 13-mil
diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad
area to be soldered, so wicking is not a problem.
4. Connect all holes to the internal ground plane.
5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection
methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat
transfer during soldering operations. This makes the soldering of vias that have plane connections easier.
In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore,
the holes under the THS6072DGN package should make their connection to the internal ground plane with
a complete connection around the entire circumference of the plated-through hole.
6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five
holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This
prevents solder from being pulled away from the thermal pad area during the reflow process.
7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
8. With these preparatory steps in place, the THS6072DGN IC is simply placed in position and run through
the solder reflow operation as any standard surface-mount component. This results in a part that is properly
installed.
18
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
APPLICATION INFORMATION
general PowerPAD design considerations (continued)
The actual thermal performance achieved with the THS6072DGN in its PowerPAD package depends on the
application. In the example above, if the size of the internal ground plane is approximately 3 inches × 3 inches,
then the expected thermal coefficient, θJA, is about 58.4_C/W. For comparison, the non-PowerPAD version of
the THS6072 IC (SOIC) is shown. For a given θJA, the maximum power dissipation is shown in Figure 47 and
is calculated by the following formula:
P
+
D
Where:
ǒ Ǔ
T
–T
MAX A
q JA
PD = Maximum power dissipation of THS6072 IC (watts)
TMAX = Absolute maximum junction temperature (150°C)
TA
= Free-ambient air temperature (°C)
θJA = θJC + θCA
θJC = Thermal coefficient from junction to case
θCA = Thermal coefficient from case to ambient air (°C/W)
MAXIMUM POWER DISSIPATION
vs
FREE-AIR TEMPERATURE
Maximum Power Dissipation – W
3.5
DGN Package
θJA = 58.4°C/W
2 oz. Trace And Copper Pad
With Solder
3
2.5
SOIC Package
High-K Test PCB
θJA = 98°C/W
2
TJ = 150°C
DGN Package
θJA = 158°C/W
2 oz. Trace And
Copper Pad
Without Solder
1.5
1
0.5
SOIC Package
Low-K Test PCB
θJA = 167°C/W
0
–40
–20
60
80
0
20
40
TA – Free-Air Temperature – °C
100
NOTE A: Results are with no air flow and PCB size = 3”× 3”
Figure 47. Maximum Power Dissipation vs Free-Air Temperature
More complete details of the PowerPAD installation process and thermal management techniques can be found
in the Texas Instruments Technical Brief, PowerPAD Thermally Enhanced Package. This document can be
found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be
ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
19
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
APPLICATION INFORMATION
general PowerPAD design considerations (continued)
The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent
power and output power. The designer should never forget about the quiescent heat generated within the
device, especially multiamplifier devices. Because these devices have linear output stages (Class A-B), most
of the heat dissipation is at low output voltages with high output currents. Figure 48 and Figure 49 show this
effect, along with the quiescent heat, with an ambient air temperature of 50°C. Obviously, as the ambient
temperature increases, the limit lines shown will drop accordingly. The area under each respective limit line is
considered the safe operating area. Any condition above this line will exceed the amplifier’s limits and failure
may result. When using VCC = ±5 V, there is generally not a heat problem, even with SOIC packages. But, when
using
VCC = ±15 V, the SOIC package is severely limited in the amount of heat it can dissipate. The other key factor
when looking at these graphs is how the devices are mounted on the PCB. The PowerPAD devices are
extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use
the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent
on how it is mounted on the PCB. As more trace and copper area is placed around the device, θJA decreases
and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total
package.
THS6072
MAXIMUM RMS OUTPUT CURRENT
vs
RMS OUTPUT VOLTAGE DUE TO THERMAL LIMITS
180
1000
Maximum Output
Current Limit Line
Package With
θJA ≤ 64°C/W
| IO | – Maximum RMS Output Current – mA
| IO | – Maximum RMS Output Current – mA
200
160
140
120
100
SO-8 Package
θJA = 167°C/W
Low-K Test PCB
80
60
Safe Operating Area
40
SO-8 Package
θJA = 98°C/W
High-K Test PCB
20
0
0
VCC = ± 5 V
TJ = 150°C
TA = 50°C
Both Channels
4
1
2
3
| VO | – RMS Output Voltage – V
THS6072
MAXIMUM RMS OUTPUT CURRENT
vs
RMS OUTPUT VOLTAGE DUE TO THERMAL LIMITS
VCC = ± 15 V
TJ = 150°C
TA = 50°C
Both Channels
100
SO-8 Package
θJA = 98°C/W
High-K Test PCB
10
DGN Package
θJA = 58.4°C/W
Safe Operating Area
5
1
0
SO-8 Package
θJA = 167°C/W
Low-K Test PCB
3
6
9
12
| VO | – RMS Output Voltage – V
Figure 49
Figure 48
20
Maximum Output
Current Limit Line
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
15
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
APPLICATION INFORMATION
evaluation board
An evaluation board is available for the THS6072 (literature number SLOP322). This board has been configured
for very low parasitic capacitance in order to realize the full performance of the amplifier. A schematic of the
evaluation board is shown in Figure 50. The circuitry has been designed so that the amplifier may be used in
either an inverting or noninverting configuration. For more information, please refer to the THS6072 EVM User’s
Guide. To order the evaluation board, contact your local TI sales office or distributor.
VCC+
+
C3
0.1 µF
R4
1.3 kΩ
IN +
C2
6.8 µF
NULL
R5
49.9 Ω
+
R3
49.9 Ω
OUT
THS6072
_
NULL
R2
1.3 kΩ
+
C4
0.1 µF
C1
6.8 µF
IN –
R3
49.9 Ω
VCC –
Figure 50. THS6072 Evaluation Board
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
21
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
MECHANICAL INFORMATION
D (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PIN SHOWN
PINS **
0.050 (1,27)
8
14
16
A MAX
0.197
(5,00)
0.344
(8,75)
0.394
(10,00)
A MIN
0.189
(4,80)
0.337
(8,55)
0.386
(9,80)
DIM
0.020 (0,51)
0.014 (0,35)
14
0.010 (0,25) M
8
0.244 (6,20)
0.228 (5,80)
0.008 (0,20) NOM
0.157 (4,00)
0.150 (3,81)
1
Gage Plane
7
A
0.010 (0,25)
0°– 8°
0.044 (1,12)
0.016 (0,40)
Seating Plane
0.069 (1,75) MAX
0.010 (0,25)
0.004 (0,10)
0.004 (0,10)
4040047 / D 10/96
NOTES: A.
B.
C.
D.
22
All linear dimensions are in inches (millimeters).
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
Falls within JEDEC MS-012
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
THS6072
LOW-POWER ADSL DIFFERENTIAL RECEIVER
SLOS290A – FEBRUARY 2000 – REVISED APRIL 2000
MECHANICAL INFORMATION
DGN (S-PDSO-G8)
PowerPAD PLASTIC SMALL-OUTLINE PACKAGE
0,38
0,25
0,65
8
0,25 M
5
Thermal Pad
(See Note D)
0,15 NOM
3,05
2,95
4,98
4,78
Gage Plane
0,25
1
0°– 6°
4
3,05
2,95
0,69
0,41
Seating Plane
1,07 MAX
0,15
0,05
0,10
4073271/A 01/98
NOTES: A.
B.
C.
D.
All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions include mold flash or protrusions.
The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically
and thermally connected to the backside of the die and possibly selected leads.
E. Falls within JEDEC MO-187
PowerPAD is a trademark of Texas Instruments Incorporated.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
23
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  2000, Texas Instruments Incorporated