OKI Semiconductor ML9371 PEDL9371-01 Issue Date: Dec. 9, 2002 Preliminary 64-Channel Organic EL Cathode Driver GENERAL DESCRIPTION The ML9371 is an organic EL cathode driver LSI with 64 outputs. Since this LSI has the output condition setting function, which allows setting of all outputs High, all outputs Low, and all outputs High Impedance, the user can set driving methods suited to the characteristics of individual organic EL panel. When combined with ML9361 the organic EL anode driver, the ML9371 can drive a 64 × 128 full-dot panel. FEATURES • • • • • • • • • Logic power supply voltage : 3.0 to 5.5 V EL drive voltage : 8.0 to 30 V Cathode outputs : 64 outputs Cathode low output current : 150 mA (max.) Cathode high output current : –50 mA (max.) Cathode low ON-resistance : 5Ω (max.) Cathode high ON-resistance : 100Ω (max.) All outputs High, all outputs Low, all outputs High Impedance Package : Gold bump chip (TCP is tailored for each customer requirement) 1/11 PEDL9371-01 OKI Semiconductor ML9371 BLOCK DIAGRAM OUT1 OUT64 VDISP Cathode driver D-GND VDD HZ ALL H ALL L TEST RES Output control circuit PO64 PO1 SIO CIO F/R RES DATA I/O CLK I/O F/R DATA O/I SOI COI Shift register CLK O/I L-GND PIN CONFIGURATION (View from the Pad Layout Side) OUT1 OUT2 OUT63 OUT64 D-GND D-GND VDISP VDISP D-GND D-GND VDISP VDISP ML9371 DATA I/O HZ ALL H CLK I/O ALL L RES TEST F/R VDD CLK O/I L-GND DATA O/I 2/11 PEDL9371-01 OKI Semiconductor ML9371 PIN DESCRIPTION Symbol Type VDISP VDD D-GND L-GND — RES I F/R I DATA I/O I/O DATA O/I I/O CLK I/O I/O CLK O/I I/O HZ I ALL H I ALL L I TEST OUT 1 to 64 — O Description VDISP is the cathode driver circuit power supply pin. VDD is the logic circuit power supply pin. D-GND is a ground pin for cathode driver circuit. L-GND is a ground pin for logic circuit. D-GND and L-GND should be connected outside the LSI. Input pin for register initialization signal. When this pin is set low, the LSI enters the following initial setting states: • Shift register outputs (POm): all “low” (m = 1 to 64) • All cathode drive signal outputs (OUT1 to OUT64): “high impedance” Input pin for data transfer direction select signal for shift register. • When this pin is low, data is transferred starting at PO1 toward PO64. • When this pin is high, data is transferred starting at PO64 toward PO1. Cathode scan data input-output pin. When the F/R pin is low, this pin is an input pin, and when it is high, this pin is an output pin. Cathode scan data input-output pin. When the F/R pin is low, this pin is an output pin, and when it is high, this pin is an input pin. Cathode scan data transfer clock input-output pin. When the F/R pin is low, this pin is an input pin, and when it is high, this pin is an output pin. Cathode scan data transfer clock input-output pin. When the F/R pin is low, this pin is an output pin, and when it is high, this pin is an input pin. Input pin for cathode drive signal output control signal. When this pin is low, all cathode drive signal outputs (OUT1 to OUT64) are high impedance. Input pin for cathode drive signal output control signal. When this pin is high, all cathode drive signal outputs (OUT1 to OUT64) are high. Input pin for cathode drive signal output control signal. When this pin is high, all cathode drive signal outputs (OUT1 to OUT64) are low. Pin for production tests. Leave this pin open or connect it to L-GND. Cathode drive signal output pin. 3/11 PEDL9371-01 OKI Semiconductor ML9371 FUNCTION TABLE 1. Shift Register Operation during Cathode Scan Data Transfer RES F/R L L H Input/Output DATA I/O Input Output Output CLK I/O Input CLK O/I Output Input DATA O/I Output Input L H L Output Output Shift Register Parallel Out PO PO 2 63 L L L L PO 1 L L L PO 1n PO 62n PO 63n H PO 1n PO 62n PO 63n L H H H Output PO 64 L L Invariable Output L PO 2n PO 3n PO 64n L H PO 2n PO 3n PO 64n H L H Invariable PO1n to PO64n: States of PO1 to PO64 immediately before the clock rises 2. Operation of Output Section RES HZ ALL H ALL L POm OUTm L X X X L High impedance L X X X High impedance H X X High H X Low H Low L High H H L L X: Don’t Care 4/11 PEDL9371-01 OKI Semiconductor ML9371 OUTPUT WAVEFORMS When F/R is low RES HZ ALL H ALL L DATA I/O Input DATA O/I Output CLK I/O Input CLK O/I Output OUT 1 H.Z. OUT 2 H.Z. OUT 3 H.Z. OUT 63 H.Z. OUT 64 H.Z. 5/11 PEDL9371-01 OKI Semiconductor ML9371 ABSOLUTE MAXIMUM RATINGS Parameter Symbol Condition Rating Unit VDD Ta = 25°C –0.3 to +6.5 V VDISP Ta = 25°C –0.3 to +35 V VIN Ta = 25°C –0.3 to VDD + 0.3 V VOUT Ta = 25°C –0.3 to VDD + 0.3 V EL driver output voltage VOUT-EL Applied to OUT1 to OUT64 –0.3 to VDISP + 0.3 V EL driver output voltage (pulse)*1 VOUT-ELP Applied to OUT1 to OUT64 –VDISP to 2 × VDISP V Applied to OUT1 to OUT64 200 mA IELH (source) –70 mA Tstg — –40 to +125 °C Logic power supply voltage EL drive power supply voltage (cathode) Logic input voltage Logic output voltage EL driver output current IELL (sink) Storage temperature *1 Consult Oki for customization of pulse width. RECOMMENDED OPERATING CONDITIONS Parameter Logic power supply voltage EL drive power supply voltage (cathode) Logic input voltage Symbol Condition Range Unit VDD — 3.0 to 5.5 V VDISP — 8 to 30 V VIN — 0.0 to VDD V 150 mA –50 mA –40 to +125 °C IELL (sink) EL driver output current Junction operating temperature IELH (source) Tjop Applied to OUT1 to OUT64 VO = 0.75 V VDISP = 14 V VO = VDISP – 5 V — 6/11 PEDL9371-01 OKI Semiconductor ML9371 ELECTRICAL CHARACTERISTICS DC Characteristics Parameter “H” input voltage “L” input voltage Schmitt voltage width Symbol VIH VIL VSH IIH1 “H” input current IIH2 IIL1 “L” input current IIL2 VDD = 3.0 to 5.5 V, VDISP = 8 to 30 V, Tjop = –40 to +125°C Condition Min. Typ. Max. Unit — 0.8VDD — VDD V — 0 — 0.2VDD V Applicable Pins All input pins All input pins CLK I/O, CLK O/I ALL H, ALL L DATA I/O, DATA O/I CLK I/O, CLK O/I Input state RES, F/R, HZ ALL H, ALL L DATA I/O, DATA O/I CLK I/O, CLK O/I Input state RES, F/R, HZ ALL H, ALL L DATA I/O, DATA O/I CLK I/O, CLK O/I Output state DATA I/O, DATA O/I CLK I/O, CLK O/I Output state “H” output voltage VOH “L” output voltage VOL “H” output current IELH OUT1 to OUT64 “L” output current 1 IELL1 OUT1 to OUT64 “L” output current 2 IELL2 OUT1 to OUT64 IDISP1 VDISP IDISP2 VDISP IDISPS VDISP IDD VDD IDDS VDD Supply current VDD = 5.0 V 0.4 — 0.9 V VDD = 5.5 V VI = 5.5 V –10 — 10 µA VDD = 5.5 V VI = 5.5 V 30 — 140 µA VDD = 5.5 V VI = 0.0 V –10 — 10 µA VDD = 5.5 V VI = 0.0 V –10 — 10 µA VDD = 3.0 V IO = –200 µA 0.8VDD — — V VDD = 3.0 V IO = 200 µA — — 0.2VDD V –50 — — mA 150 — — mA 50 — — mA — — 30 mA — — 3 mA — — 30 µA — — 3 mA — — 10 µA VDISP = 14 V VO = 9 V Only one output is high VDISP = 14 V VO = 0.75 V Only one output is low VDISP = 14 V VO = 5 V ALL L = high VDD = 5.5 V, VDISP = 30 V Clock = 100 kHz The low state of only one *1 output is scanned. No load VDD = 5.5 V, VDISP = 30 V Clock = 10 kHz The low state of only *1one output is scanned. No load VDD = 5.5 V, VDISP = 30 V Clock stopped RES = low No load VDD = 5.5 V, VDISP = 30 V Clock = 100 kHz The low state of only *1one output is scanned. No load RES = low No load *1 See the section of “OUTPUT WAVEFORMS”. 7/11 PEDL9371-01 OKI Semiconductor ML9371 AC Characteristics VDD = 3.0 to 5.5 V, VDISP = 8 to 30 V, Tjop = –40 to +125°C Symbol Applicable pins Condition Min. Typ. Max. Unit CLK frequency Parameter fCLK CLK I/O, CLK O/I — — — 100 kHz CLK pulse width tCW CLK I/O, CLK O/I — 5 — — µs — 50 — — ns — 50 — — ns — 250 — — ns RES — 250 — — ns CLK I/O, CLK O/I CL = 45 pF — — 100 ns CL = 45 pF — — 100 ns CL = 45 pF — — 2.0 µs — — — 500 ns DATA → CLK setup time CLK → DATA hold time Reset execution time RES → CLK reset recovery time CLK input/output delay time Data output delay time tDS tDH tRSON tRS tDCLK tDDATA Cathode output delay time tDr Input signal rise/fall time tr tDf tf CLK I/O, DATA I/O CLK O/I, DATA O/I CLK I/O, DATA I/O CLK O/I, DATA O/I VDD, RES CLK I/O, CLK O/I CLK I/O, DATA O/I CLK O/I, DATA I/O RES, HZ, ALL H, ALL L OUT1 to OUT64 All input pins 8/11 PEDL9371-01 OKI Semiconductor ML9371 TIMING DIAGRAMS Data Input VDD RES 0.9VDD tRSON VIL VIH VIL tDS tDH CLK I/O CLK O/I tCW 1/fCLK tRS tCW VIH VIL tf DATA I/O DATA O/I tr 0.9VDD 0.1VDD All inputs Output Delay CLK I/O CLK O/I Input DATA I/O DATA O/I Output VIL tDDATA CLK I/O CLK O/I Input VIL tDDATA CLK O/I CLK I/O Output VOH VOL VIH VIL tDCLK tDCLK VOH RES, HZ, ALL H, ALL L VIH OUT1 to 64 0.9VDISP VOL tDr/tDf VIL tDr/tDf 0.1VDISP POWER APPLYING SEQUENCE When applying power, apply it to the logic power supply (VDD) first, then to the EL drive power supply (VDISP). When turning the power off, turn off the EL drive power supply (VDISP) first, then the logic power supply (VDD). Make the RES pin high at least 250 ns after applying power to VDD. (Refer to Reset execution time in AC Characteristics.) 9/11 PEDL9371-01 OKI Semiconductor ML9371 REVISION HISTORY Document No. PEDL9371-01 Date Dec. 9, 2002 Page Previous Current Edition Edition – – Description Preliminary edition 1 10/11 PEDL9371-01 OKI Semiconductor ML9371 NOTICE 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date. 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs. 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature. 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range. 5. Neither indemnity against nor license of a third party’s industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party’s right which may result from the use thereof. 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems. 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these. 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission. Copyright 2002 Oki Electric Industry Co., Ltd. 11/11