OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com 20-MHz, Low-Noise, 1.8-V, RRI/O, CMOS Operational Amplifier with Shutdown Check for Samples: OPA322, OPA322S, OPA2322, OPA2322S, OPA4322, OPA4322S FEATURES DESCRIPTION • • • • • • • • The OPA322 series consists of single, dual, and quad-channel CMOS operational amplifiers featuring low noise and rail-to-rail inputs/outputs optimized for low-power, single-supply applications. Specified over a wide supply range of 1.8 V to 5.5 V, the low quiescent current of only 1.5 mA per channel make these devices well-suited for power-sensitive applications. 1 23 • • Gain Bandwidth: 20 MHz Low Noise: 8.5 nV/√Hz at 1 kHz Slew Rate: 10 V/μs Low THD+N: 0.0005% Rail-to-Rail I/O Offset Voltage: 2 mV (max) Supply Voltage: 1.8 V to 5.5 V Supply Current: 1.5 mA/ch – Shutdown: 0.1 μA/ch Unity-Gain Stable Small Packages: – SOT23, DFN, MSOP, TSSOP APPLICATIONS • • • • • • • Sensor Signal Conditioning Consumer Audio Multi-Pole Active Filters Control-Loop Amplifiers Communications Security Scanners The combination of very low noise (8.5 nV/√Hz at 1 kHz), high gain-bandwidth (20 MHz), and fast slew rate (10 V/μs) make the OPA322 family ideal for a wide range of applications, including signal conditioning and sensor amplification requiring high gains. Featuring low THD+N, the OPA322 series is also excellent for consumer audio applications, particularly for single-supply systems. The OPAx322S models include a shutdown mode allowing the amplifiers to be switched from normal operation to a standby current that is typically less than 0.1 μA. The OPA322 (single version) is available in SOT23-5 and SOT23-6, while the OPA2322 (dual version) is offered in MSOP-8, MSOP-10, SO-8, and DFN-8 packages. The quad versions OPA4322 come in TSSOP-14 and TSSOP-16 packages. All versions are specified for operation from –40°C to +125°C. 1 2 3 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. FilterPro is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners. UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2011, Texas Instruments Incorporated OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. PACKAGE/ORDERING INFORMATION (1) PRODUCT PACKAGE-LEAD PACKAGE DESIGNATOR PACKAGE MARKING OPA322 SOT23-5 DBV RAD SOT23-6 DBV RAF SO-8 D O2322A OPA2322 MSOP-8 DGK OOZI DFN-8 DRG OPCI OPA2322S (2) MSOP-10 DGS OPBI OPA4322 (2) TSSOP-14 PW OPA4322 OPA4322S (2) TSSOP-16 PW OPA4322S OPA322S (1) (2) (2) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or visit the device product folder at www.ti.com. Product preview device. ABSOLUTE MAXIMUM RATINGS (1) Over operating free-air temperature range, unless otherwise noted. Supply voltage, VS = (V+) – (V–) (2) OPA322, OPA322S, OPA2322, OPA2322S, OPA4322, OPA4322S UNIT 6 V (V–) – 0.5 to (V+) + 0.5 V ±10 mA Output short-circuit current (3) Continuous mA Operating temperature, TA –40 to +150 °C Storage temperature, Tstg –65 to +150 °C Junction temperature, TJ +150 °C Human body model (HBM) 4000 V Charged device model (CDM) 1000 V Machine model (MM) 200 V Signal input pins ESD ratings (1) (2) (3) 2 Voltage Current (2) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less. Short-circuit to ground, one amplifier per package. Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com ELECTRICAL CHARACTERISTICS: VS = +1.8 V to +5.5 V, or ±0.9 V to ±2.75 V Boldface limits apply over the specified temperature range, TA = –40°C to +125°C. At TA = +25°C, RL = 10 kΩ connected to VS/2, VCM = VS/2, VOUT = VS/2, and SHDN_x = VS+, unless otherwise noted. OPA322, OPA322S, OPA2322, OPA2322S, OPA4322, OPA4322S PARAMETER TEST CONDITIONS MIN TYP MAX UNIT OFFSET VOLTAGE Input offset voltage VOS vs Temperature dVOS/dT vs Power supply PSR Over temperature Channel separation 0.5 2 mV VS = +5.5 V 1.8 6 μV/°C VS = +1.8 V to +5.5 V 10 50 μV/V VS = +1.8 V to +5.5 V 20 65 μV/V At 1 kHz 130 dB INPUT VOLTAGE Common-mode voltage range VCM Common-mode rejection ratio CMRR (V–) – 0.1 (V–) – 0.1 V < VCM < (V+) + 0.1 V Over temperature 90 (V+) + 0.1 V 100 dB 90 dB INPUT BIAS CURRENT Input bias current ±10 pA TA = –40°C to +85°C ±0.2 ±50 pA OPA322, OPA322S, TA = –40°C to +125°C ±800 pA ±400 pA IB Over temperature OPA2322, OPA2322S, TA = –40°C to +125°C Input offset current ±0.2 ±10 pA TA = –40°C to +85°C ±50 pA TA = –40°C to +125°C ±400 pA IOS Over temperature NOISE f = 0.1 Hz to 10 Hz 2.8 μVPP f = 1 kHz 8.5 nV/√Hz f = 10 kHz 7 nV/√Hz f = 1 kHz 0.6 fA/√Hz Differential 5 pF Common-mode 4 pF Input voltage noise Input voltage noise density en Input current noise density in INPUT CAPACITANCE OPEN-LOOP GAIN Open-loop voltage gain AOL Phase margin PM 0.1 V < VO < (V+) – 0.1 V, RL = 10 kΩ 100 0.1 V < VO < (V+) – 0.1 V, RL = 10 kΩ 94 VS = 5 V, CL = 50 pF Slew rate Settling time Degrees Unity gain 20 MHz G = +1 10 V/μs To 0.1%, 2-V step, G = +1 0.25 μs To 0.01%, 2-V step, G = +1 0.32 μs VIN × G > VS 100 ns VO = 4 VPP, G = +1, f = 10 kHz, RL = 10 kΩ 0.0005 % VO = 2 VPP, G = +1, f = 10 kHz, RL = 600 Ω 0.0011 % VS = 5.0 V, CL = 50 pF GBP SR tS Overload recovery time Total harmonic distortion + noise (1) (1) dB dB 47 FREQUENCY RESPONSE Gain bandwidth product 130 THD+N Third-order filter; bandwidth = 80 kHz at –3 dB. Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S 3 OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com ELECTRICAL CHARACTERISTICS: VS = +1.8 V to +5.5 V, or ±0.9 V to ±2.75 V (continued) Boldface limits apply over the specified temperature range, TA = –40°C to +125°C. At TA = +25°C, RL = 10 kΩ connected to VS/2, VCM = VS/2, VOUT = VS/2, and SHDN_x = VS+, unless otherwise noted. OPA322, OPA322S, OPA2322, OPA2322S, OPA4322, OPA4322S PARAMETER TEST CONDITIONS MIN TYP MAX UNIT 10 20 mV 30 mV OUTPUT Voltage output swing from both rails VO Over temperature RL = 10 kΩ RL = 10 kΩ Short-circuit current ISC Capacitive load drive CL Open-loop output resistance RO ±65 VS = 5.5 V mA See Typical Characteristics IO = 0 mA, f = 1 MHz Ω 90 POWER SUPPLY Specified voltage range VS Quiescent current per amplifier IQ 1.8 OPA322, OPA322S IO = 0 mA, VS = +5.5 V Over temperature IO = 0 mA, VS = +5.5 V OPA2322, OPA2322S IO = 0 mA, VS = +5.5 V Over temperature IO = 0 mA, VS = +5.5 V OPA4322, OPA4322S IO = 0 mA, VS = +5.5 V Over temperature 5.5 1.6 1.5 1.4 IO = 0 mA, VS = +5.5 V Power-on time VS+ = 0 V to 5 V, to 90% IQ level SHUTDOWN (2) VS = 1.8 V to 5.5 V Quiescent current, per amplifier IQSD OPA2322S only V IO = 0 mA, VS = +5.5 V 1.9 mA 2 mA 1.75 mA 1.85 mA 1.65 mA TBD mA μs 28 All amplifiers disabled, SHDN = VS– 0.1 SHDN_A = VS–, SHDN_B = VS+ 1.6 SHDN_A = VS+, SHDN_B = VS– 0.5 1.6 0.7 × VS+ µA mA mA High voltage (enabled) VIH Amplifier enabled Low voltage (disabled) VIL Amplifier disabled Amplifier enable time (3) tON G = 1, VOUT = 0.9 × VS/2, full shutdown (4) 20 µs Amplifier enable time, (3) OPA2322S only tON Partial shutdown (4) 6 µs tOFF G = 1, VOUT = 0.1 × VS/2 3 µs VIH = 5.0 V 0.13 µA VIL = 0 V 0.04 µA Amplifier disable time (3) SHDN pin input bias current (per pin) 5.5 0.3 × VS+ V V TEMPERATURE Specified range –40 +125 °C Operating range –40 +150 °C (2) (3) (4) 4 Ensured by design and characterization; not production tested. Disable time (tOFF) and enable time (tON) are defined as the time interval between the 50% point of the signal applied to the SHDN pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level. Full shutdown refers to the dual OPA2322S having both channels A and B disabled (SHDN_A = SHDN_B = VS–) and the quad OPA4322S having all channels A to D disabled (SHDN_A/B = SHDN_C/D = VS–). For partial shutdown, only one SHDN pin is exercised; in this mode, the internal biasing and oscillator remain operational and the enable time is shorter. Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com THERMAL INFORMATION: OPA322 OPA322 THERMAL METRIC (1) OPA322S DBV DBV 5 PINS 6 PINS UNITS θJA Junction-to-ambient thermal resistance 219.3 177.5 θJC(top) Junction-to-case(top) thermal resistance 107.5 108.9 θJB Junction-to-board thermal resistance 57.5 27.4 ψJT Junction-to-top characterization parameter 7.4 13.3 ψJB Junction-to-board characterization parameter 56.9 26.9 θJC(bottom) Junction-to-case(bottom) thermal resistance n/a n/a (1) °C/W For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. THERMAL INFORMATION: OPA2322 OPA2322 THERMAL METRIC (1) OPA2322S D DRG DGK DGS 8 PINS 8 PINS 8 PINS 10 PINS θJA Junction-to-ambient thermal resistance 122.6 50.6 174.8 171.5 θJC(top) Junction-to-case(top) thermal resistance 67.1 54.9 43.9 43.0 θJB Junction-to-board thermal resistance 64.0 25.2 95.0 91.4 ψJT Junction-to-top characterization parameter 13.2 0.6 2.0 1.9 ψJB Junction-to-board characterization parameter 63.4 25.3 93.5 89.9 θJC(bottom) Junction-to-case(bottom) thermal resistance n/a 5.7 n/a n/a (1) UNITS °C/W For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. THERMAL INFORMATION: OPA4322 OPA4322 THERMAL METRIC (1) OPA4322S PW PW 14 PINS 16 PINS θJA Junction-to-ambient thermal resistance 109.8 105.9 θJC(top) Junction-to-case(top) thermal resistance 34.9 28.1 θJB Junction-to-board thermal resistance 52.5 51.1 ψJT Junction-to-top characterization parameter 2.2 0.8 ψJB Junction-to-board characterization parameter 51.8 50.4 θJC(bottom) Junction-to-case(bottom) thermal resistance n/a n/a (1) UNITS °C/W For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S 5 OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com PIN CONFIGURATIONS DBV PACKAGE SOT23-5 (TOP VIEW) OUT 1 V- 2 +IN 3 DRG PACKAGE(1)(2) DFN-8 (TOP VIEW) V+ 5 OUT A 4 1 -IN A 2 +IN A 3 V- 4 -IN DBV PACKAGE SOT23-6 (TOP VIEW) 8 V+ 7 OUT B 6 -IN B 5 +IN B Exposed Thermal Die Pad on Underside PW PACKAGE TSSOP-14 (TOP VIEW) VOUT 1 6 V+ V- 2 5 SHDN +IN 3 4 -IN OUT A DGS PACKAGE MSOP-10 (TOP VIEW) VOUT A 1 10 V+ -IN A 2 9 VOUT B +IN A 3 8 -IN B 1 14 OUT D A D 13 -IN D -IN A 2 +IN A 3 12 +IN D V+ 4 11 V- +IN B 5 10 +IN C -IN B 6 OUT B 7 B C 9 -IN C 8 OUT C A B V- 4 7 +IN B SHDN A 5 6 SHDN B PW PACKAGE TSSOP-16 (TOP VIEW) OUT A D, DGK PACKAGES SO-8, MSOP-8 (TOP VIEW) 6 OUT A 1 8 V+ -IN A 2 7 OUT B +IN A 3 6 -IN B V- 4 5 +IN B (1) Connect thermal pad to V–. (2) Pad size: 2mm × 1.2mm. Submit Documentation Feedback 1 16 OUT D A D 15 -IN D -IN A 2 +IN A 3 14 +IN D V+ 4 13 V- +IN B 5 12 +IN C -IN B 6 OUT B 7 10 OUT C SHDN A/B 8 9 B C 11 -IN C SHDN C/D Copyright © 2011, Texas Instruments Incorporated Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com TYPICAL CHARACTERISTICS At TA = +25°C, VCM = VOUT = mid-supply, and RL = 10 kΩ, unless otherwise noted. OPEN-LOOP GAIN/PHASE vs FREQUENCY 125 -40 120 100 -60 115 80 -80 60 -100 40 -120 -140 Gain Phase 0 -20 10 1 100 1k 10k 100k 1M 10M Phase (°) 20 10 kW Load Open-Loop Gain (dB) RL = 10 kW, 50 pF VS = ±2.5 V 120 Gain (dB) OPEN-LOOP GAIN vs TEMPERATURE -20 140 110 2 kW Load 105 100 95 -160 90 -180 100M 85 -50 -25 0 25 100 125 150 Figure 2. INPUT BIAS CURRENT vs SUPPLY VOLTAGE INPUT BIAS CURRENT vs COMMON-MODE VOLTAGE 6 0.8 5 4 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 0.9 1.1 1.3 1.5 1.7 1.9 2.1 2.3 2.5 2.7 3 2 1 0 -1 -2 -3 IB+ IBIOS -4 IBIB+ -0.8 -5 -6 2.9 -3 -2.5 -2 -1.5 -1 -0.5 0 Supply Voltage (±V) 0.5 1 1.5 2 3 2.5 Common-Mode Voltage (V) Figure 3. Figure 4. INPUT BIAS CURRENT vs TEMPERATURE QUIESCENT CURRENT vs SUPPLY VOLTAGE 1.6 1300 1200 1100 1000 900 800 700 600 500 400 300 200 100 0 -100 IOS IB+ IB- IB IOS Quiescent Current (mA/Ch) Input Bias Current (pA) 75 Figure 1. 1 -1 50 Temperature (°C) Input Bias Current (pA) Input Bias Current (pA) Frequency (Hz) 1.55 1.5 1.45 1.4 +125°C +85°C 1.35 +25°C -40°C 1.3 -50 -25 0 25 50 75 Temperature (°C) Figure 5. Copyright © 2011, Texas Instruments Incorporated 100 125 150 1.5 2 2.5 3 3.5 4 4.5 5 5.5 Supply Voltage (V) Figure 6. Submit Documentation Feedback Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S 7 OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com TYPICAL CHARACTERISTICS (continued) At TA = +25°C, VCM = VOUT = mid-supply, and RL = 10 kΩ, unless otherwise noted. OFFSET VOLTAGE PRODUCTION HISTOGRAM OFFSET VOLTAGE vs COMMON-MODE VOLTAGE 1 14 0.8 0.6 Offset Voltage (mV) Number of Amplifiers (%) 12 10 8 6 4 0.4 0.2 0 -0.2 -0.4 -0.6 2 Representative Units VS = ±2.75 V -0.8 0 1.5 1.1 1.3 0.9 0.5 0.7 0.1 0.3 -0.1 -0.3 -0.5 -0.7 -1.1 -0.9 -1.3 -1.5 -1 -3 -2 0 -1 1 3 2 Common-Mode Voltage (V) Offset Voltage (mV) Figure 7. Figure 8. INPUT VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY 0.1 Hz TO 10 Hz INPUT VOLTAGE NOISE 6 VS = 1.8 V to 5.5 V 5 4 3 100 Voltage (mV) Voltage Noise (nV/ÖHz) 1000 10 2 1 0 -1 -2 -3 1 10 100 1k 10 k -4 1M 100 k 0 1 2 3 Frequency (Hz) G = +10 V/V -20 10 k 8 1M 9 10 20 G = +10 V/V 10 M 100 M -20 10 k G = +1 V/V 100 k 1M Frequency (Hz) Frequency (Hz) Figure 11. Figure 12. Submit Documentation Feedback 8 VS = +5.5 V RL = 10 kW CL = 50 pF G = +100 V/V 0 G = +1 V/V 100 k 40 Gain (dB) Gain (dB) 20 0 7 CLOSED-LOOP GAIN vs FREQUENCY 60 VS = +1.8 V RL = 10 kW CL = 50 pF G = +100 V/V 6 Figure 10. CLOSED-LOOP GAIN vs FREQUENCY 40 5 Time (s) Figure 9. 60 4 10 M 100 M Copyright © 2011, Texas Instruments Incorporated Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com TYPICAL CHARACTERISTICS (continued) At TA = +25°C, VCM = VOUT = mid-supply, and RL = 10 kΩ, unless otherwise noted. MAXIMUM OUTPUT VOLTAGE vs FREQUENCY OUTPUT VOLTAGE SWING vs OUTPUT CURRENT 6 3 5.5 VS 2 4 Output Voltage (V) Output Voltage (VPP) 5 3.3 VS 3 2 1 -40°C +25°C +125°C 0 -1 1.8 VS 1 -2 RL = 10 kW CL = 50 pF VS = ±2.75 V 0 10 k -3 100 k 10 M 1M 10 0 20 30 Frequency (Hz) 40 50 70 80 Figure 13. Figure 14. OPEN-LOOP OUTPUT IMPEDANCE vs FREQUENCY SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE 1000 70 G = 1, VS = 1.8 V VS = ±2.75 V 60 G = 1, VS = 5.5 V G = 10, VS = 1.8 V 50 Overshoot (%) Impedance (W) 60 Output Current (mA) 100 G = 10, VS = 5.5 V 40 30 20 10 0 10 1 10 100 1k 10 k 100 k 1M 10 M 100 M 500 0 1000 Frequency (Hz) Figure 15. 0.01 Load = 600 W 0.001 Frequency = 10 kHz VS = ±2.5 V G = +1 V/V Load = 10 kW 1 VIN (VPP) Figure 17. Copyright © 2011, Texas Instruments Incorporated 2500 3000 THD+N vs FREQUENCY Total Harmonic Distortion and Noise (%) Total Harmonic Distortion and Noise (%) THD+N vs AMPLITUDE 0.1 2000 Figure 16. 0.1 0.0001 0.01 1500 Capacitive Load (pF) 10 0.1 Frequency = 10 kHz VIN = 2 VPP VS = ±2.5 V G = +1 V/V 0.01 Load = 600 W 0.001 Load = 10 kW 0.0001 10 100 1k 10 k 100 k Frequency (Hz) Figure 18. Submit Documentation Feedback Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S 9 OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com TYPICAL CHARACTERISTICS (continued) At TA = +25°C, VCM = VOUT = mid-supply, and RL = 10 kΩ, unless otherwise noted. CHANNEL SEPARATION vs FREQUENCY (for Dual) 0 Frequency = 10 kHz VIN = 4 VPP VS = ±2.5 V G = +1 V/V VS = ±2.75 V -20 Channel Separation (dB) Total Harmonic Distortion and Noise (%) THD+N vs FREQUENCY 0.1 0.01 Load = 600 W 0.001 -60 -80 -100 -120 Load = 10 kW 0.0001 -40 -140 10 100 1k 1k 100 k 10 k 10 k 1M Frequency (Hz) Figure 19. Figure 20. SLEW RATE vs SUPPLY VOLTAGE 100 M 10 M SMALL-SIGNAL STEP RESPONSE 0.1 12 CL = 50 pF Gain = +1 VS = ±2.75 V VIN = 100 mVPP 0.075 11.5 0.05 11 Voltage (V) Slew Rate (V/ms) 100 k Frequency (Hz) Rise 10.5 Fall 10 0.025 0 -0.025 -0.05 9.5 VOUT VIN -0.075 9 1.6 2 2.4 2.8 3.2 3.6 4 4.4 4.8 5.2 -0.1 -0.8 5.6 -0.4 0 0.4 Supply Voltage (V) Figure 21. SMALL-SIGNAL STEP RESPONSE LARGE-SIGNAL STEP RESPONSE vs TIME 1.5 0.075 VIN Gain = -1 VS = ±2.75 V VIN = 100 mVPP Voltage (V) Voltage (V) Gain = +1 VS = ±2.75 V VIN = 2 VPP 1 0.05 0 1.6 1.2 Figure 22. 0.1 0.025 0.8 Time (ms) -0.025 0.5 VOUT 0 -0.5 -0.05 -0.1 -1.6 -1.2 -0.8 -0.4 Time (ms) Figure 23. 10 -1 VOUT VIN -0.075 Submit Documentation Feedback 0 0.4 0.8 -1.5 -0.4 0 0.4 0.8 1.2 1.6 Time (ms) Figure 24. Copyright © 2011, Texas Instruments Incorporated Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com TYPICAL CHARACTERISTICS (continued) At TA = +25°C, VCM = VOUT = mid-supply, and RL = 10 kΩ, unless otherwise noted. CMRR AND PSRR vs FREQUENCY Common-Mode Rejection Ratio, Power-Supply Rejection Ratio (dB) 120 100 80 60 40 20 PSRR CMRR 0 100 1k 10k 100k 1M Frequency (Hz) Figure 25. Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S 11 OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com APPLICATION INFORMATION OPERATING VOLTAGE The OPA322 series op amps are unity-gain stable and can operate on a single-supply voltage (1.8 V to 5.5 V), or a split-supply voltage (±0.9 V to ±2.75 V), making them highly versatile and easy to use. The power-supply pins should have local bypass ceramic capacitors (typically 0.001 μF to 0.1 μF). These amplifiers are fully specified from +1.8 V to +5.5 V and over the extended temperature range of –40°C to +125°C. Parameters that can exhibit variance with regard to operating voltage or temperature are presented in the Typical Characteristics. INPUT AND ESD PROTECTION The OPA322 incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit input overdrive protection, as long as the current is limited to 10 mA as stated in the Absolute Maximum Ratings table. Many input signals are inherently current-limited to less than 10 mA; therefore, a limiting resistor is not required. Figure 26 shows how a series input resistor (RS) may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value should be kept to the minimum in noise-sensitive applications. V+ IOVERLOAD 10 mA, Max VOUT OPA322 VIN RS Figure 26. Input Current Protection PHASE REVERSAL The OPA322 op amps are designed to be immune to phase reversal when the input pins exceed the supply voltages, therefore providing further in-system stability and predictability. Figure 27 shows the input voltage exceeding the supply voltage without any phase reversal. 4 VIN VS = ±2.5 V 3 Voltage (V) 2 VOUT 1 0 -1 -2 -3 -4 -500 -250 0 250 500 750 1000 Time (ms) Figure 27. No Phase Reversal 12 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com FEEDBACK CAPACITOR IMPROVES RESPONSE For optimum settling time and stability with high-impedance feedback networks, it may be necessary to add a feedback capacitor across the feedback resistor, RF, as shown in Figure 28. This capacitor compensates for the zero created by the feedback network impedance and the OPA322 input capacitance (and any parasitic layout capacitance). The effect becomes more significant with higher impedance networks. CF RIN RF VIN V+ CIN RIN ´ CIN = RF ´ CF OPA322 VOUT CL CIN NOTE: Where CIN is equal to the OPA322 input capacitance (approximately 9 pF) plus any parasitic layout capacitance. Figure 28. Feedback Capacitor Improves Dynamic Performance It is suggested that a variable capacitor be used for the feedback capacitor because input capacitance may vary between op amps and layout capacitance is difficult to determine. For the circuit shown in Figure 28, the value of the variable feedback capacitor should be chosen so that the input resistance times the input capacitance of the OPA322 (typically 9 pF) plus the estimated parasitic layout capacitance equals the feedback capacitor times the feedback resistor: RIN × CIN = RF × CF Where: CIN is equal to the OPA322 input capacitance (sum of differential and common-mode) plus the layout capacitance. The capacitor value can be adjusted until optimum performance is obtained. EMI SUSCEPTIBILITY AND INPUT FILTERING Operational amplifiers vary in susceptibility to electromagnetic interference (EMI). If conducted EMI enters the device, the dc offset observed at the amplifier output may shift from the nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The OPA322 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifier response to EMI. Both common-mode and differential mode filtering are provided by the input filter. The filter is designed for a cutoff frequency of approximately 580 MHz (–3 dB), with a roll-off of 20 dB per decade. OUTPUT IMPEDANCE The open-loop output impedance of the OPA322 common-source output stage is approximately 90 Ω. When the op amp is connected with feedback, this value is reduced significantly by the loop gain. For each decade rise in the closed-loop gain, the loop gain is reduced by the same amount, which results in a ten-fold increase in effective output impedance. While the OPA322 output impedance remains very flat over a wide frequency range, at higher frequencies the output impedance rises as the open-loop gain of the op amp drops. However, at these frequencies the output also becomes capacitive as a result of parasitic capacitance. This characteristic, in turn, prevents the output impedance from becoming too high, which can cause stability problems when driving large capacitive loads. As mentioned previously, the OPA322 has excellent capacitive load drive capability for an op amp with its bandwidth. Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S 13 OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com CAPACITIVE LOAD AND STABILITY The OPA322 is designed to be used in applications where driving a capacitive load is required. As with all op amps, there may be specific instances where the OPA322 can become unstable. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation. An op amp in the unity-gain (+1 V/V) buffer configuration and driving a capacitive load exhibits a greater tendency to become unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases. When operating in the unity-gain configuration, the OPA322 remains stable with a pure capacitive load up to approximately 1 nF. The equivalent series resistance (ESR) of some very large capacitors (CL > 1 µF) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when observing the overshoot response of the amplifier at higher voltage gains, as shown in Figure 30. One technique for increasing the capacitive load drive capability of the amplifier operating in unity gain is to insert a small resistor (RS), typically 10 Ω to 20 Ω, in series with the output, as shown in Figure 29. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. A possible problem with this technique is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing. The error contributed by the voltage divider, however, may be insignificant. For instance, with a load resistance, RL = 10 kΩ and RS = 20 Ω, the gain error is only about 0.2%. However, when RL is decreased to 600 Ω, which the OPA322 is able to drive, the error increases to 7.5%. V+ RS VOUT OPA322 VIN 10 W to 20 W RL CL Figure 29. Improving Capacitive Load Drive 70 G = 1, VS = 1.8 V 60 G = 1, VS = 5.5 V G = 10, VS = 1.8 V Overshoot (%) 50 G = 10, VS = 5.5 V 40 30 20 10 0 0 500 1000 1500 2000 2500 3000 Capacitive Load (pF) Figure 30. Small-Signal Overshoot versus Capacitive Load (100-mVPP output step) 14 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com OVERLOAD RECOVERY TIME Overload recovery time is the time required for the output of the amplifier to come out of saturation and recover to the linear region. Overload recovery is particularly important in applications where small signals must be amplified in the presence of large transients. Figure 31 and Figure 32 show the positive and negative overload recovery times of the OPA322, respectively. In both cases, the time elapsed before the OPA322 comes out of saturation is less than 100 ns. In addition, the symmetry between the positive and negative recovery times allows excellent signal rectification without distortion of the output signal. 3 2.5 Output 0.5 Input 2 0 1.5 -0.5 Voltage (V) Voltage (V) 1 VS = ±2.75 V G = -10 1 0.5 0 -1 -1.5 -2 Input Output -0.5 VS = ±2.75 V G = -10 -2.5 -1 9.75 10 10.25 10.5 10.75 Time (250 ns/div) Figure 31. Positive Recovery Time 11 -3 9.75 10 10.25 10.5 10.75 11 Time (250 ns/div) Figure 32. Negative Recovery Time GENERAL LAYOUT GUIDELINES The OPA322 is a wideband amplifier. To realize the full operational performance of the device, follow good high-frequency printed circuit board (PCB) layout practices. The bypass capacitors must be connected between each supply pin and ground as close to the device as possible. The bypass capacitor traces should be designed for minimum inductance. LEADLESS DFN PACKAGE The OPA2322 uses the DFN style package (also known as SON), which is a QFN with contacts on only two sides of the package bottom. This leadless package maximizes PCB space and offers enhanced thermal and electrical characteristics through an exposed pad. One of the primary advantages of the DFN package is its low height (0.8 mm). DFN packages are physically small, and have a smaller routing area. Additionally, they offer improved thermal performance, reduced electrical parasitics, and a pinout scheme that is consistent with other commonly-used packages (such as SO and MSOP). The absence of external leads also eliminates bent-lead issues. The DFN package can easily be mounted using standard PCB assembly techniques. See the application reports, QFN/SON PCB Attachment (SLUA271) and Quad Flatpack No-Lead Logic Packages (SCBA017), both available for download at www.ti.com. The exposed leadframe die pad on the bottom of the DFN package should be connected to the most negative potential (V–). The dimension of the exposed thermal die pad is 2 mm × 1.2 mm and is centered. Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S 15 OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com APPLICATION EXAMPLES ACTIVE FILTER The OPA322 is well-suited for active filter applications that require a wide bandwidth, fast slew rate, low-noise, single-supply operational amplifier. Figure 33 shows a 500-kHz, second-order, low-pass filter using the multiple-feedback (MFB) topology. The components have been selected to provide a maximally-flat Butterworth response. Beyond the cutoff frequency, roll-off is –40 dB/dec. The Butterworth response is ideal for applications that require predictable gain characteristics, such as the anti-aliasing filter used in front of an ADC. One point to observe when considering the MFB filter is that the output is inverted, relative to the input. If this inversion is not required, or not desired, a noninverting output can be achieved through one of these options: 1. adding an inverting amplifier; 2. adding an additional second-order MFB stage; or 3. using a noninverting filter topology, such as the Sallen-Key (shown in Figure 34). MFB and Sallen-Key, low-pass and high-pass filter synthesis is quickly accomplished using TI’s FilterPro™ program. This software is available as a free download at www.ti.com. R3 549 W C2 150 pF R1 549 W R2 1.24 kW V+ VIN VOUT OPA322 C1 1 nF V- Figure 33. Second-Order Butterworth 500-kHz Low-Pass Filter 220 pF V+ 1.8 kW 19.5 kW 150 kW VIN = 1 VRMS 3.3 nF 47 pF OPA322 VOUT V- Figure 34. OPA322 Configured as a Three-Pole, 20-kHz, Sallen-Key Filter 16 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S OPA322, OPA322S OPA2322, OPA2322S OPA4322, OPA4322S SBOS538C – JANUARY 2011 – REVISED NOVEMBER 2011 www.ti.com REVISION HISTORY NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision B (July 2011) to Revision C • Page Changed status of OPA2322 SO-8 (D) to production data from product preview ................................................................ 2 Changes from Revision A (May 2011) to Revision B Page • Updated OPA322 SOT23-5 device status from product preview to production data in Package/Ordering Information table ...................................................................................................................................................................................... 2 • Changed Input Bias Current Input bias current, Over temperature parameter in Electrical Characteristics table ............... 3 • Changed Open-Loop Gain, Open-loop voltage gain parameter typical specification in the Electrical Characteristics table ...................................................................................................................................................................................... 3 • Changed Open-Loop Gain, Phase margin parameter test conditions in the Electrical Characteristics table ...................... 3 • Added test conditions to Power Supply section in Electrical Characteristics table .............................................................. 4 • Changed Power Supply, Quiescent current per amplifier OPA322/S parameter maximum specification in the Electrical Characteristics ....................................................................................................................................................... 4 • Changed Power Supply, OPA322 Over temperature parameter amximum specification in the Electrical Characteristics table ............................................................................................................................................................. 4 • Changed Power Supply, Quiescent current per amplifier OPA4322/S parameter typical specification in the Electrical Characteristics ...................................................................................................................................................................... 4 • Changed Shutdown, Quiescent current, per amplifier parameter maximum specification in Electrical Characteristics table ...................................................................................................................................................................................... 4 • Added OPA322S thermal information to Thermal Information: OPA322 table ..................................................................... 5 • Added OPA2322S thermal information to Thermal Information: OPA2322 table ................................................................. 5 • Added OPA4322S thermal information to Thermal Information: OPA4322 table ................................................................. 5 • Updated Figure 1 .................................................................................................................................................................. 7 • Added Figure 25 ................................................................................................................................................................. 11 • Changed Overload Recovery Time section ........................................................................................................................ 15 Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): OPA322 OPA322S OPA2322 OPA2322S OPA4322 OPA4322S 17 PACKAGE OPTION ADDENDUM www.ti.com 18-Nov-2011 PACKAGING INFORMATION Orderable Device (1) Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/ Ball Finish MSL Peak Temp (3) OPA2322AID ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA2322AIDGKR ACTIVE MSOP DGK 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA2322AIDGKT ACTIVE MSOP DGK 8 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA2322AIDR ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA2322AIDRGR ACTIVE SON DRG 8 1000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA2322AIDRGT ACTIVE SON DRG 8 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA2322SAIDGSR PREVIEW MSOP DGS 10 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA2322SAIDGST PREVIEW MSOP DGS 10 80 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA322AIDBVR ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA322AIDBVT ACTIVE SOT-23 DBV 5 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA322SAIDBVR PREVIEW SOT-23 DBV 6 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA322SAIDBVT PREVIEW SOT-23 DBV 6 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA4322AIPW PREVIEW TSSOP PW 14 90 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA4322AIPWR PREVIEW TSSOP PW 14 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA4322SAIPW PREVIEW TSSOP PW 16 90 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR OPA4322SAIPWR PREVIEW TSSOP PW 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR The marketing status values are defined as follows: Addendum-Page 1 Samples (Requires Login) PACKAGE OPTION ADDENDUM www.ti.com 18-Nov-2011 ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 1-Dec-2011 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing OPA2322AIDGKR MSOP DGK 8 OPA2322AIDGKT MSOP DGK OPA2322AIDR SOIC D OPA2322AIDRGR SON OPA322AIDBVR OPA322AIDBVT SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 8 250 180.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 DRG 8 1000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2 SOT-23 DBV 5 3000 180.0 8.4 3.2 3.1 1.39 4.0 8.0 Q3 SOT-23 DBV 5 250 180.0 8.4 3.2 3.1 1.39 4.0 8.0 Q3 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 1-Dec-2011 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) OPA2322AIDGKR MSOP DGK 8 2500 346.0 346.0 29.0 OPA2322AIDGKT MSOP DGK 8 250 210.0 212.7 35.0 OPA2322AIDR SOIC D 8 2500 346.0 346.0 29.0 OPA2322AIDRGR SON DRG 8 1000 346.0 346.0 29.0 OPA322AIDBVR SOT-23 DBV 5 3000 190.5 212.7 31.8 OPA322AIDBVT SOT-23 DBV 5 250 190.5 212.7 31.8 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Communications and Telecom www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps DLP® Products www.dlp.com Energy and Lighting www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive Microcontrollers microcontroller.ti.com Video and Imaging RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page www.ti.com/video e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated