TMP175 TMP75 SBOS288J − JANUARY 2004 − REVISED DECEMBER 2007 Digital Temperature Sensor with Two-Wire Interface FEATURES D 27 ADDRESSES (TMP175) 8 ADDRESSES (TMP75) DIGITAL OUTPUT: Two-Wire Serial Interface RESOLUTION: 9- to 12-Bits, User-Selectable D D D ACCURACY: D ±1.5°C (max) from −25°C to +85°C ±2.0°C (max) from −40°C to +125°C LOW QUIESCENT CURRENT: 50µA, 0.1µA Standby WIDE SUPPLY RANGE: 2.7V to 5.5V D D SMALL SO-8 AND MSOP-8 PACKAGES APPLICATIONS D POWER-SUPPLY TEMPERATURE D MONITORING COMPUTER PERIPHERAL THERMAL PROTECTION NOTEBOOK COMPUTERS CELL PHONES BATTERY MANAGEMENT OFFICE MACHINES THERMOSTAT CONTROLS DESCRIPTION The TMP175 and TMP75 are two-wire, serial output temperature sensors available in SO-8 and MSOP-8 packages. Requiring no external components, the TMP175 and TMP75 are capable of reading temperatures with a resolution of 0.0625°C. The TMP175 and TMP75 feature a Two-Wire interface that is SMBus-compatible, with the TMP175 allowing up to 27 devices on one bus and the TMP75 allowing up to eight devices on one bus. The TMP175 and TMP75 both feature an SMBus Alert function. The TMP175 and TMP75 are ideal for extended temperature measurement in a variety of communication, computer, consumer, environmental, industrial, and instrumentation applications. The TMP175 and TMP75 are specified for operation over a temperature range of −40°C to +125°C. Temperature D D D D D D ENVIRONMENTAL MONITORING AND HVAC D ELECTROMECHANICAL DEVICE SDA SCL ALERT 1 Diode Temp. Sensor 2 3 4 8 7 ∆Σ A/D Converter TEMPERATURE GND Control Logic OSC V+ A0 Serial Interface 6 Config. and Temp. Register 5 A1 A2 TMP175, TMP75 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. Copyright 2004−2007, Texas Instruments Incorporated ! ! www.ti.com "#$% "$% www.ti.com SBOS288J − JANUARY 2004 − REVISED DECEMBER 2007 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ABSOLUTE MAXIMUM RATINGS(1) Power Supply, V+ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0V Input Voltage(2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5V to 7.0V Input Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10mA Operating Temperature Range . . . . . . . . . . . . . . . −55°C to +127°C Storage Temperature Range . . . . . . . . . . . . . . . . . −60°C to +130°C Junction Temperature (TJ max) . . . . . . . . . . . . . . . . . . . . . . +150°C ESD Rating: Human Body Model (HBM) . . . . . . . . . . . . . . . . . . . . . . . 4000V Charged Device Model (CDM) . . . . . . . . . . . . . . . . . . . . 1000V Machine Model (MM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300V (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported. (2) Input voltage rating applies to all TMP175 and TMP75 input ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. voltages. ORDERING INFORMATION(1) PRODUCT PACKAGE-LEAD PACKAGE DESIGNATOR PACKAGE MARKING TMP175 SO-8 D TMP175 TMP175 MSOP-8 DGK DABQ TMP75 TMP75 SO-8 D TMP75 MSOP-8 DGK T127 (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com. PIN ASSIGNMENTS Top View TMP175 ALERT 3 GND 4 SO−8 7 6 5 A0 A1 A2 SDA 1 SCL 2 ALERT 3 GND 4 8 7 6 5 MSOP−8 V+ A0 A1 A2 SDA 1 SCL 2 ALERT 3 GND 4 TMP75 8 V+ SDA 1 7 A0 SCL 2 6 A1 ALERT 3 5 A2 GND 4 SO−8 NOTE: Pin 1 is determined by orienting the package marking as indicated in the diagram. 2 T127 2 V+ TMP75 SCL 8 DABQ 1 TMP175 SDA TMP75 TMP175 MSOP−8 8 V+ 7 A0 6 A1 5 A2 "#$% "$% www.ti.com SBOS288J − JANUARY 2004 − REVISED DECEMBER 2007 ELECTRICAL CHARACTERISTICS At TA = −40°C to +125°C, and V+ = 2.7V to 5.5V, unless otherwise noted. TMP175 PARAMETER CONDITION MIN TYP TMP75 MAX MIN +125 −40 TYP MAX UNITS TEMPERATURE INPUT +125 °C −25°C to +85°C ±0.5 ±1.5 ±0.5 ±2.0 °C −40°C to +125°C ±1.0 ±2.0 ±1.0 ±3.0 °C 0.2 ±0.5 0.2 ±0.5 °C/V Range −40 Accuracy (Temperature Error) vs Supply Resolution(1) Selectable +0.0625 +0.0625 °C 3 3 pF DIGITAL INPUT/OUTPUT Input Capacitance Input Logic Levels: VIH VIL 0.7(V+) 6.0 0.7(V+) 6.0 −0.5 0.3(V+) −0.5 0.3(V+) V 1 µA 0V ≤ VIN ≤ 6V Leakage Input Current, IIN Input Voltage Hysteresis 1 SCL and SDA Pins 500 500 V mV Output Logic Levels: VOL SDA VOL ALERT IOL = 3mA IOL = 4mA Resolution Conversion Time 0 0.15 0.4 0 0.15 0.4 V 0 0.15 0.4 0 0.15 0.4 V Selectable 9 to 12 9-Bit 27.5 37.5 27.5 37.5 ms 10-Bit 55 75 55 75 ms 11-Bit 110 150 110 150 ms 12-Bit 220 300 220 300 ms 54 74 25 54 74 ms 5.5 2.7 Timeout Time 25 9 to 12 Bits POWER SUPPLY Operating Range Quiescent Current Shutdown Current 2.7 IQ Serial Bus Inactive 50 85 50 5.5 V 85 µA µA Serial Bus Active, SCL Freq = 400kHz 100 100 Serial Bus Active, SCL Freq = 3.4MHz 410 410 Serial Bus Inactive 0.1 Serial Bus Active, SCL Freq = 400kHz 60 60 µA Serial Bus Active, SCL Freq = 3.4MHz 380 380 µA ISD 3 0.1 µA 3 µA TEMPERATURE RANGE Specified Range −40 +125 −40 +125 °C Operating Range −55 +127 −55 +127 °C Thermal Resistance qJA MSOP-8 250 250 °C/W SO-8 150 150 °C/W (1) Specified for 12-bit resolution. 3 "#$% "$% www.ti.com SBOS288J − JANUARY 2004 − REVISED DECEMBER 2007 TYPICAL CHARACTERISTICS At TA = +25°C and V+ = 5.0V, unless otherwise noted. SHUTDOWN CURRENT vs TEMPERATURE QUIESCENT CURRENT vs TEMPERATURE 1.0 85 0.9 75 0.8 0.7 0.6 V+ = 5V ISD (µA) IQ (µA) 65 55 0.5 0.4 0.3 45 0.2 V+ = 2.7V 0.1 35 0.0 Serial Bus Inactive −0.1 25 −55 −35 −15 5 25 45 65 85 105 −55 125 130 −35 −15 5 25 45 65 85 105 125 130 Temperature (_ C) Temperature (_ C) CONVERSION TIME vs TEMPERATURE TEMPERATURE ACCURACY vs TEMPERATURE 300 2.0 250 200 Temperature Error (_ C) Conversion Time (ms) 1.5 V+ = 5V V+ = 2.7V 150 1.0 0.5 0.0 −0.5 −1.0 −1.5 12−bit resolution. −2.0 −55 100 −55 −35 −15 5 25 45 65 85 105 125 130 3 typical units 12−bit resolution. −35 −15 5 Temperature (_ C) QUIESCENT CURRENT WITH BUS ACTIVITY vs TEMPERATURE 500 Hs MODE FAST MODE 450 400 I Q (µA) 350 300 250 200 125_ C 150 25_ C 100 50 −55_C 0 1k 10k 100k Frequency (Hz) 4 25 45 65 Temperature (_ C) 1M 10M 85 105 125 130 "#$% "$% www.ti.com SBOS288J − JANUARY 2004 − REVISED DECEMBER 2007 APPLICATIONS INFORMATION Pointer Register The TMP175 and TMP75 are digital temperature sensors that are optimal for thermal management and thermal protection applications. The TMP175 and TMP75 are Two-Wire and SMBus interface-compatible, and are specified over a temperature range of −40°C to +125°C. Temperature Register The TMP175 and TMP75 require no external components for operation except for pull-up resistors on SCL, SDA, and ALERT, although a 0.1µF bypass capacitor is recommended, as shown in Figure 1. SCL Configuration Register I/O Control Interface TLOW Register SDA V+ THIGH Register 0.1µF 8 To Two−Wire Controller SCL SDA 7 2 1 TMP175 TMP75 6 5 3 4 A0 Figure 2. Internal Register Structure of the TMP175 and TMP75 A1 A2 ALERT (Output) P7 P6 P5 P4 P3 P2 0 0 0 0 0 0 P1 P0 0 0 Temperature Register (READ Only) 0 1 Configuration Register (READ/WRITE) 1 0 1 1 TLOW Register (READ/WRITE) THIGH Register (READ/WRITE) Figure 1. Typical Connections of the TMP175 and TMP75 The sensing device of the TMP175 and TMP75 is the chip itself. Thermal paths run through the package leads as well as the plastic package. The lower thermal resistance of metal causes the leads to provide the primary thermal path. To maintain accuracy in applications requiring air or surface temperature measurement, care should be taken to isolate the package and leads from ambient air temperature. A thermally-conductive adhesive will assist in achieving accurate surface temperature measurement. POINTER REGISTER Figure 2 shows the internal register structure of the TMP175 and TMP75. The 8-bit Pointer Register of the devices is used to address a given data register. The Pointer Register uses the two LSBs to identify which of the data registers should respond to a read or write command. Table 1 identifies the bits of the Pointer Register byte. Table 2 describes the pointer address of the registers available in the TMP175 and TMP75. Power-up reset value of P1/P0 is 00. P0 Table 1. Pointer Register Byte NOTE: SCL, SDA, and ALERT pins require pull−up resistors. GND P1 Register Bits REGISTER Table 2. Pointer Addresses of the TMP175 and TMP75 TEMPERATURE REGISTER The Temperature Register of the TMP175 or TMP75 is a 12-bit, read-only register that stores the output of the most recent conversion. Two bytes must be read to obtain data, and are described in Table 3 and Table 4. Note that byte 1 is the most significant byte, followed by byte 2, the least significant byte. The first 12 bits are used to indicate temperature, with all remaining bits equal to zero. The least significant byte does not have to be read if that information is not needed. Data format for temperature is summarized in Table 5. Following power-up or reset, the Temperature Register will read 0°C until the first conversion is complete. D7 D6 D5 D4 D3 D2 D1 D0 T11 T10 T9 T8 T7 T6 T5 T4 Table 3. Byte 1 of Temperature Register D7 D6 D5 D4 D3 D2 D1 D0 T3 T2 T1 T0 0 0 0 0 Table 4. Byte 2 of Temperature Register 5 "#$% "$% www.ti.com SBOS288J − JANUARY 2004 − REVISED DECEMBER 2007 TEMPERATURE (°C) DIGITAL OUTPUT (BINARY) HEX 128 0111 1111 1111 7FF 127.9375 0111 1111 1111 7FF 100 0110 0100 0000 640 80 0101 0000 0000 500 75 0100 1011 0000 4B0 50 0011 0010 0000 320 25 0001 1001 0000 190 0.25 0000 0000 0100 004 0 0000 0000 0000 000 −0.25 1111 1111 1100 FFC −25 1110 0111 0000 E70 −55 1100 1001 0000 C90 POLARITY (POL) The Polarity Bit of the TMP175 and TMP75 allows the user to adjust the polarity of the ALERT pin output. If POL = 0, the ALERT pin will be active LOW, as shown in Figure 3. For POL = 1, the ALERT pin will be active HIGH, and the state of the ALERT pin is inverted. THIGH Measured Temperature TLOW TMP75/TMP175 ALERT PIN (Comparator Mode) POL = 0 Table 5. Temperature Data Format The user can obtain 9, 10, 11, or 12 bits of resolution by addressing the Configuration Register and setting the resolution bits accordingly. For 9-, 10-, or 11-bit resolution, the most significant bits in the Temperature Register are used with the unused LSBs set to zero. TMP75/TMP175 ALERT PIN (Interrupt Mode) POL = 0 TMP75/TMP175 ALERT PIN (Comparator Mode) POL = 1 TMP75/TMP175 ALERT PIN (Interrupt Mode) POL = 1 CONFIGURATION REGISTER The Configuration Register is an 8-bit read/write register used to store bits that control the operational modes of the temperature sensor. Read/write operations are performed MSB first. The format of the Configuration Register for the TMP175 and TMP75 is shown in Table 6, followed by a breakdown of the register bits. The power-up/reset value of the Configuration Register is all bits equal to 0. BYTE D7 D6 D5 D4 D3 D2 D1 D0 1 OS R1 R0 F1 F0 POL TM SD Table 6. Configuration Register Format SHUTDOWN MODE (SD) The Shutdown Mode of the TMP175 and TMP75 allows the user to save maximum power by shutting down all device circuitry other than the serial interface, which reduces current consumption to typically less than 0.1µA. Shutdown Mode is enabled when the SD bit is 1; the device will shut down once the current conversion is completed. When SD is equal to 0, the device will maintain a continuous conversion state. THERMOSTAT MODE (TM) The Thermostat Mode bit of the TMP175 and TMP75 indicates to the device whether to operate in Comparator Mode (TM = 0) or Interrupt Mode (TM = 1). For more information on comparator and interrupt modes, see the High and Low Limit Registers section. 6 Read Read Read Time Figure 3. Output Transfer Function Diagrams FAULT QUEUE (F1/F0) A fault condition is defined as when the measured temperature exceeds the user-defined limits set in the THIGH and TLOW Registers. Additionally, the number of fault conditions required to generate an alert may be programmed using the fault queue. The fault queue is provided to prevent a false alert as a result of environmental noise. The fault queue requires consecutive fault measurements in order to trigger the alert function. Table 7 defines the number of measured faults that may be programmed to trigger an alert condition in the device. For THIGH and TLOW register format and byte order, see the section High and Low Limit Registers. F1 F0 CONSECUTIVE FAULTS 0 0 1 0 1 2 1 0 4 1 1 6 Table 7. Fault Settings of the TMP175 and TMP75 CONVERTER RESOLUTION (R1/R0) The Converter Resolution Bits control the resolution of the internal Analog-to-Digital (A/D) converter. This allows the user to maximize efficiency by programming for higher "#$% "$% www.ti.com SBOS288J − JANUARY 2004 − REVISED DECEMBER 2007 resolution or faster conversion time. Table 8 identifies the Resolution Bits and the relationship between resolution and conversion time. R1 R0 RESOLUTION CONVERSION TIME (typical) 0 0 9 Bits (0.5°C) 27.5ms 0 1 10 Bits (0.25°C) 55ms 1 0 11 Bits (0.125°C) 110ms 1 1 12 Bits (0.0625°C) 220ms Table 8. Resolution of the TMP175 and TMP75 ONE-SHOT (OS) The TMP175 and TMP75 feature a One-Shot Temperature Measurement Mode. When the device is in Shutdown Mode, writing a ‘1’ to the OS bit will start a single temperature conversion. The device will return to the shutdown state at the completion of the single conversion. This is useful to reduce power consumption in the TMP175 and TMP75 when continuous temperature monitoring is not required. When the configuration register is read, the OS will always read zero. HIGH AND LOW LIMIT REGISTERS In Comparator Mode (TM = 0), the ALERT pin of the TMP175 and TMP75 becomes active when the temperature equals or exceeds the value in THIGH and generates a consecutive number of faults according to fault bits F1 and F0. The ALERT pin will remain active until the temperature falls below the indicated TLOW value for the same number of faults. In Interrupt Mode (TM = 1), the ALERT pin becomes active when the temperature equals or exceeds THIGH for a consecutive number of fault conditions. The ALERT pin remains active until a read operation of any register occurs, or the device successfully responds to the SMBus Alert Response Address. The ALERT pin will also be cleared if the device is placed in Shutdown Mode. Once the ALERT pin is cleared, it will only become active again by the temperature falling below TLOW. When the temperature falls below TLOW, the ALERT pin will become active and remain active until cleared by a read operation of any register or a successful response to the SMBus Alert Response Address. Once the ALERT pin is cleared, the above cycle will repeat, with the ALERT pin becoming active when the temperature equals or exceeds THIGH. The ALERT pin can also be cleared by resetting the device with the General Call Reset command. This will also clear the state of the internal registers in the device returning the device to Comparator Mode (TM = 0). Both operational modes are represented in Figure 3. Table 9 and Table 10 describe the format for the THIGH and TLOW registers. Note that the most significant byte is sent first, followed by the least significant byte. Power-up reset values for THIGH and TLOW are: THIGH = 80°C and TLOW = 75°C The format of the data for THIGH and TLOW is the same as for the Temperature Register. BYTE D7 D6 D5 D4 D3 D2 D1 D0 1 H11 H10 H9 H8 H7 H6 H5 H4 BYTE D7 D6 D5 D4 D3 D2 D1 D0 2 H3 H2 H1 H0 0 0 0 0 Table 9. Bytes 1 and 2 of THIGH Register BYTE D7 D6 D5 D4 D3 D2 D1 D0 1 L11 L10 L9 L8 L7 L6 L5 L4 BYTE D7 D6 D5 D4 D3 D2 D1 D0 2 L3 L2 L1 L0 0 0 0 0 Table 10. Bytes 1 and 2 of TLOW Register All 12 bits for the Temperature, THIGH, and TLOW registers are used in the comparisons for the ALERT function for all converter resolutions. The three LSBs in THIGH and TLOW can affect the ALERT output even if the converter is configured for 9-bit resolution. SERIAL INTERFACE The TMP175 and TMP75 operate only as slave devices on the Two-Wire bus and SMBus. Connections to the bus are made via the open-drain I/O lines SDA and SCL. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The TMP175 and TMP75 both support the transmission protocol for fast (1kHz to 400kHz) and high-speed (1kHz to 3.4MHz) modes. All data bytes are transmitted MSB first. SERIAL BUS ADDRESS To communicate with the TMP175 and TMP75, the master must first address slave devices via a slave address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or write operation. 7 "#$% "$% www.ti.com SBOS288J − JANUARY 2004 − REVISED DECEMBER 2007 The TMP175 features three address pins to allow up to 27 devices to be addressed on a single bus interface. Table 11 describes the pin logic levels used to properly connect up to 27 devices. ‘1’ indicates the pin is connected to the supply (VCC); ‘0’ indicates the pin is connected to GND; Float indicates the pin is left unconnected. The state of pins A0, A1, and A2 is sampled on every bus communication and should be set prior to any activity on the interface. The TMP75 features three address pins allowing up to eight devices to be connected per bus. Pin logic levels are described in Table 12. The address pins of the TMP175 and TMP75 are read after reset, at start of communication, or in response to a Two-Wire address acquire request. Following reading the state of the pins the address is latched to minimize power dissipation associated with detection. A2 A1 A0 SLAVE ADDRESS 0 0 0 1001000 0 0 1 1001001 0 1 0 1001010 0 1 1 1001011 1 0 0 1001100 1 0 1 1001101 1 1 0 1001110 1 1 1 1001111 Float 0 0 1110000 Float 0 Float 1110001 Float 0 1 1110010 Float 1 0 1110011 Float 1 Float 1110100 Float 1 1 1110101 Float Float 0 1110110 Float Float 1 1110111 0 Float 0 0101000 0 Float 1 0101001 1 Float 0 0101010 1 Float 1 0101011 0 0 Float 0101100 0 1 Float 0101101 1 0 Float 0101110 1 1 Float 0101111 0 Float Float 0110101 1 Float Float 0110110 Float Float Float 0110111 Table 11. Address Pins and Slave Addresses for the TMP175 8 A2 A1 A0 SLAVE ADDRESS 0 0 0 1001000 0 0 1 1001001 0 1 0 1001010 0 1 1 1001011 1 0 0 1001100 1 0 1 1001101 1 1 0 1001110 1 1 1 1001111 Table 12. Address Pins and Slave Addresses for the TMP75 BUS OVERVIEW The device that initiates the transfer is called a master, and the devices controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. To address a specific device, a START condition is initiated, indicated by pulling the data-line (SDA) from a HIGH to LOW logic level while SCL is HIGH. All slaves on the bus shift in the slave address byte, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW. Data transfer is then initiated and sent over eight clock pulses followed by an Acknowledge Bit. During data transfer SDA must remain stable while SCL is HIGH, as any change in SDA while SCL is HIGH will be interpreted as a control signal. Once all data has been transferred, the master generates a STOP condition indicated by pulling SDA from LOW to HIGH, while SCL is HIGH. WRITING/READING TO THE TMP175 AND TMP75 Accessing a particular register on the TMP175 and TMP75 is accomplished by writing the appropriate value to the Pointer Register. The value for the Pointer Register is the first byte transferred after the slave address byte with the R/W bit LOW. Every write operation to the TMP175 and TMP75 requires a value for the Pointer Register. (Refer to Figure 5.) "#$% "$% www.ti.com SBOS288J − JANUARY 2004 − REVISED DECEMBER 2007 When reading from the TMP175 and TMP75, the last value stored in the Pointer Register by a write operation is used to determine which register is read by a read operation. To change the register pointer for a read operation, a new value must be written to the Pointer Register. This is accomplished by issuing a slave address byte with the R/W bit LOW, followed by the Pointer Register Byte. No additional data is required. The master can then generate a START condition and send the slave address byte with the R/W bit HIGH to initiate the read command. See Figure 7 for details of this sequence. If repeated reads from the same register are desired, it is not necessary to continually send the Pointer Register bytes, as the TMP175 and TMP75 will remember the Pointer Register value until it is changed by the next write operation. Note that register bytes are sent most-significant byte first, followed by the least significant byte. SLAVE MODE OPERATIONS The TMP175 and TMP75 can operate as slave receivers or slave transmitters. Slave Receiver Mode: The first byte transmitted by the master is the slave address, with the R/W bit LOW. The TMP175 or TMP75 then acknowledges reception of a valid address. The next byte transmitted by the master is the Pointer Register. The TMP175 or TMP75 then acknowledges reception of the Pointer Register byte. The next byte or bytes are written to the register addressed by the Pointer Register. The TMP175 and TMP75 will acknowledge reception of each data byte. The master may terminate data transfer by generating a START or STOP condition. Slave Transmitter Mode: The first byte is transmitted by the master and is the slave address, with the R/W bit HIGH. The slave acknowledges reception of a valid slave address. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the Pointer Register. The master acknowledges reception of the data byte. The next byte transmitted by the slave is the least significant byte. The master acknowledges reception of the data byte. The master may terminate data transfer by generating a Not-Acknowledge on reception of any data byte, or generating a START or STOP condition. SMBus ALERT FUNCTION The TMP175 and TMP75 support the SMBus Alert function. When the TMP75 and TMP175 are operating in Interrupt Mode (TM = 1), the ALERT pin of the TMP75 or TMP175 may be connected as an SMBus Alert signal. When a master senses that an ALERT condition is present on the ALERT line, the master sends an SMBus Alert command (00011001) on the bus. If the ALERT pin of the TMP75 or TMP175 is active, the devices will acknowledge the SMBus Alert command and respond by returning its slave address on the SDA line. The eighth bit (LSB) of the slave address byte will indicate if the temperature exceeding THIGH or falling below TLOW caused the ALERT condition. This bit will be HIGH if the temperature is greater than or equal to THIGH. This bit will be LOW if the temperature is less than TLOW. Refer to Figure 8 for details of this sequence. If multiple devices on the bus respond to the SMBus Alert command, arbitration during the slave address portion of the SMBus Alert command will determine which device will clear its ALERT status. If the TMP75 or TMP175 wins the arbitration, its ALERT pin will become inactive at the completion of the SMBus Alert command. If the TMP75 or TMP175 loses the arbitration, its ALERT pin will remain active. GENERAL CALL The TMP175 and TMP75 respond to a Two-Wire General Call address (0000000) if the eighth bit is 0. The device will acknowledge the General Call address and respond to commands in the second byte. If the second byte is 00000100, the TMP175 and TMP75 will latch the status of their address pins, but will not reset. If the second byte is 00000110, the TMP175 and TMP75 will latch the status of their address pins and reset their internal registers to their power-up values. HIGH-SPEED MODE In order for the Two-Wire bus to operate at frequencies above 400kHz, the master device must issue an Hs-mode master code (00001XXX) as the first byte after a START condition to switch the bus to high-speed operation. The TMP175 and TMP75 will not acknowledge this byte, but will switch their input filters on SDA and SCL and their output filters on SDA to operate in Hs-mode, allowing transfers at up to 3.4MHz. After the Hs-mode master code has been issued, the master will transmit a Two-Wire slave address to initiate a data transfer operation. The bus will continue to operate in Hs-mode until a STOP condition occurs on the bus. Upon receiving the STOP condition, the TMP175 and TMP75 will switch the input and output filter back to fast-mode operation. TIMEOUT FUNCTION The TMP175 and TMP75 will reset the serial interface if either SCL or SDA are held LOW for 54ms (typ) between a START and STOP condition. The TMP175 and TMP75 will release the bus if it is pulled LOW and will wait for a START condition. To avoid activating the timeout function, it is necessary to maintain a communication speed of at least 1kHz for SCL operating frequency. 9 "#$% "$% www.ti.com SBOS288J − JANUARY 2004 − REVISED DECEMBER 2007 TIMING DIAGRAMS Data Transfer: The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The receiver acknowledges the transfer of data. The TMP175 and TMP75 are Two-Wire and SMBus compatible. Figure 4 to Figure 8 describe the various operations on the TMP175 and TMP75. Bus definitions are given below. Parameters for Figure 4 are defined in Table 13. Acknowledge: Each receiving device, when addressed, is obliged to generate an Acknowledge bit. A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the Acknowledge clock pulse. Setup and hold times must be taken into account. On a master receive, the termination of the data transfer can be signaled by the master generating a Not-Acknowledge on the last byte that has been transmitted by the slave. Bus Idle: Both SDA and SCL lines remain HIGH. Start Data Transfer: A change in the state of the SDA line, from HIGH to LOW, while the SCL line is HIGH, defines a START condition. Each data transfer is initiated with a START condition. Stop Data Transfer: A change in the state of the SDA line from LOW to HIGH while the SCL line is HIGH defines a STOP condition. Each data transfer is terminated with a repeated START or STOP condition. FAST MODE PARAMETER SCL Operating Frequency Bus Free Time Between STOP and START Condition Hold time after repeated START condition. After this period, the first clock is generated. Repeated START Condition Setup Time STOP Condition Setup Time Data Hold Time Data Setup Time SCL Clock HIGH Period MIN MAX f(SCL) t(BUF) 0.001 0.4 0.001 3.4 600 160 ns t(HDSTA) 100 100 ns t(SUSTA) t(SUSTO) t(HDDAT) 100 100 ns 100 100 ns 0 0 ns t(HIGH) tF Clock/Data Fall Time UNITS MAX t(SUDAT) t(LOW) SCL Clock LOW Period HIGH-SPEED MODE MIN Clock/Data Rise Time for SCLK ≤ 100kHz MHz 100 10 ns 1300 160 ns 600 60 tR tR ns 300 160 ns 300 1000 160 ns ns Table 13. Timing Diagram Definitions for the TMP175 and TMP75 TWO-WIRE TIMING DIAGRAMS t(LOW) tF tR t(HDSTA) SCL t(HDSTA) t(HIGH) t(HDDAT) t(SUSTO) t(SUSTA) t(SUDAT) SDA t(BU F ) P S S Figure 4. Two-Wire Timing Diagram 10 P "#$% "$% www.ti.com SBOS288J − JANUARY 2004 − REVISED DECEMBER 2007 1 9 9 1 … SCL SDA 1 0 0 1 A2 A1 A0 R/W Start By Master 0 0 0 0 0 0 P1 … P0 ACK By TMP75 ACK By TMP75 Frame 2 Pointer Register Byte Frame 1 Two−Wire Slave Address Byte 1 9 1 9 SCL (Continued) SDA (Continued) D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 ACK By TMP75 ACK By TMP75 Stop By Master Frame 4 Data Byte 2 Frame 3 Data Byte 1 Figure 5. Two-Wire Timing Diagram for TMP75 Write Word Format 1 9 1 9 … SCL SDA A6 A5 A4 A3 A2 A1 A0 R/W Start By Master 0 0 0 0 0 0 P1 … P0 ACK By TMP175 ACK By TMP175 Frame 1 Two−Wire Slave Address Byte Frame 2 Pointer Register Byte 1 9 1 9 SCL (Continued) SDA (Continued) D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 ACK By TMP175 Frame 3 Data Byte 1 D0 ACK By TMP175 Stop By Master Frame 4 Data Byte 2 Figure 6. Two-Wire Timing Diagram for TMP175 Write Word Format 11 "#$% "$% www.ti.com SBOS288J − JANUARY 2004 − REVISED DECEMBER 2007 1 9 1 9 … SCL 1 SDA 0 0 1 0 0 0 Start By Master R/W 0 0 0 0 0 0 P1 ACK By TMP175 or TMP75 … P0 ACK By TMP175 or TMP75 Frame 1 Two−Wire Slave Address Byte Frame 2 Pointer Register Byte 1 9 1 9 … SCL (Continued) SDA (Continued) 1 0 0 0 1 0 0 Start By Master D7 R/W D6 D5 D4 D3 ACK By TMP175 or TMP75 D1 … D0 From TMP175 or TMP75 Frame 3 Two−Wire Slave Address Byte 1 D2 ACK By Master Frame 4 Data Byte 1 Read Register 9 SCL (Continued) SDA (Continued) D7 D6 D5 D4 D3 D2 D1 D0 From TMP175 or TMP75 ACK By Master Stop By Master Frame 5 Data Byte 2 Read Register NOTE: Address Pins A0, A1, A2 = 0 Figure 7. Two-Wire Timing Diagram for Read Word Format ALERT 1 9 1 9 SCL SDA Start By Master 0 0 0 1 1 0 0 R/W 1 ACK By TMP175 or TMP75 Frame 1 SMBus ALERT Response Address Byte 0 0 1 0 0 0 S ta tu s From NACK By TMP175 or TMP75 Master Frame 2 Slave Address Byte NOTE: Address Pins A0, A1, A2 = 0 Figure 8. Timing Diagram for SMBus ALERT 12 Stop By Master PACKAGE OPTION ADDENDUM www.ti.com 20-Oct-2012 PACKAGING INFORMATION Orderable Device (1) Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/ Ball Finish MSL Peak Temp (3) (Requires Login) TMP175AID ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-250C-1 YEAR TMP175AIDG4 ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-250C-1 YEAR TMP175AIDGKR ACTIVE VSSOP DGK 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TMP175AIDGKRG4 ACTIVE VSSOP DGK 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TMP175AIDGKT ACTIVE VSSOP DGK 8 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TMP175AIDGKTG4 ACTIVE VSSOP DGK 8 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TMP175AIDR ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TMP175AIDRG4 ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TMP75AID ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) Call TI Level-1-260C-UNLIM TMP75AIDG4 ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) Call TI Level-1-260C-UNLIM TMP75AIDGKR ACTIVE VSSOP DGK 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TMP75AIDGKRG4 ACTIVE VSSOP DGK 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TMP75AIDGKT ACTIVE VSSOP DGK 8 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TMP75AIDGKTG4 ACTIVE VSSOP DGK 8 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR TMP75AIDR ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) Call TI Level-1-260C-UNLIM TMP75AIDRG4 ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) Call TI Level-1-260C-UNLIM The marketing status values are defined as follows: Addendum-Page 1 Samples PACKAGE OPTION ADDENDUM www.ti.com 20-Oct-2012 ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 16-Aug-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant TMP175AIDGKR VSSOP DGK 8 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 TMP175AIDGKR VSSOP DGK 8 2500 330.0 12.4 5.3 3.3 1.3 8.0 12.0 Q1 TMP175AIDGKT VSSOP DGK 8 250 180.0 12.4 5.3 3.3 1.3 8.0 12.0 Q1 TMP175AIDGKT VSSOP DGK 8 250 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 TMP175AIDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 TMP75AIDGKR VSSOP DGK 8 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 TMP75AIDGKT VSSOP DGK 8 250 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 TMP75AIDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 16-Aug-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TMP175AIDGKR VSSOP DGK 8 2500 366.0 364.0 50.0 TMP175AIDGKR VSSOP DGK 8 2500 370.0 355.0 55.0 TMP175AIDGKT VSSOP DGK 8 250 195.0 200.0 45.0 TMP175AIDGKT VSSOP DGK 8 250 366.0 364.0 50.0 TMP175AIDR SOIC D 8 2500 367.0 367.0 35.0 TMP75AIDGKR VSSOP DGK 8 2500 366.0 364.0 50.0 TMP75AIDGKT VSSOP DGK 8 250 366.0 364.0 50.0 TMP75AIDR SOIC D 8 2500 367.0 367.0 35.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated