DS90LT012AH High Temperature 3V LVDS Differential Line Receiver General Description Features The DS90LT012AH is a single CMOS differential line receiver designed for applications requiring ultra low power dissipation, low noise, and high data rates. The devices are designed to support data rates in excess of 400 Mbps (200 MHz) utilizing Low Voltage Differential Swing (LVDS) technology The DS90LT012AH and companion LVDS line driver DS90LV011AH provide a new alternative to high power PECL/ECL devices for high speed interface applications. n n n n n n n n n n n n Connection Diagram Truth Table The DS90LT012AH accepts low voltage (350 mV typical) differential input signals and translates them to 3V CMOS output levels. The DS90LT012AH includes an input line termination resistor for point-to-point applications. 20161626 (Top View) Order Number DS90LT012AHMF See NS Package Number MF05A -40 to +125˚C temperature range operation Compatible with ANSI TIA/EIA-644-A Standard > 400 Mbps (200 MHz) switching rates 100 ps differential skew (typical) 3.5 ns maximum propagation delay Integrated line termination resistor (100Ω typical) Single 3.3V power supply design (2.7V to 3.6V range) Power down high impedance on LVDS inputs LVDS inputs accept LVDS/CML/LVPECL signals Pinout simplifies PCB layout Low Power Dissipation (10mW typical@ 3.3V static) SOT-23 5-lead package INPUTS OUTPUT [IN+] − [IN−] TTL OUT VID ≥ 0V H VID ≤ −0.1V L Full Fail-safe OPEN/SHORT or Terminated H Functional Diagram DS90LT012AH 20161625 © 2005 National Semiconductor Corporation DS201616 www.national.com DS90LT012AH High Temperature 3V LVDS Differential Line Receiver September 2005 DS90LT012AH Absolute Maximum Ratings (Note 1) Lead Temperature Range Soldering If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Maximum Junction Temperature Supply Voltage (VDD) (4 sec.) −0.3V to +4V Input Voltage (IN+, IN−) +260˚C +150˚C ESD Ratings (Note 4) −0.3V to +3.9V Output Voltage (TTL OUT) −0.3V to (VDD + 0.3V) Output Short Circuit Current Recommended Operating Conditions −100mA Maximum Package Power Dissipation @ +25˚C MF Package 902mW Derate MF Package Supply Voltage (VDD) 7.22 mW/˚C above +25˚C Thermal resistance (θJA) Storage Temperature Range Min Typ Max Units +2.7 +3.3 +3.6 V −40 25 +125 ˚C Operating Free Air 138.5˚C/W Temperature (TA) −65˚C to +150˚C Electrical Characteristics Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Notes 2, 3) Symbol Parameter VTH Differential Input High Threshold VTL Differential Input Low Threshold VCM Common-Mode Voltage IIN Input Current (DS90LV012A) Conditions VCM dependant on VDD (Note 11) Pin Change in Magnitude of IIN Typ Max −30 0 −100 −30 IN+, IN− 0.05 2.35 V 0.05 VDD - 0.3V V TA = 125˚C 0.10 VIN = +2.8V VDD = 3.6V or 0V −10 −10 VIN = +3.6V VDD = 0V VIN = +2.8V VDD = 3.6V or 0V VIN = +3.6V Differential Input Current VDD = 0V VIN+ = +0.4V, VIN− = +0V RT Integrated Termination Resistor CIN Input Capacitance IN+ = IN− = GND VOH Output High Voltage IOH = −0.4 mA, VID = +200 mV ±1 ±1 −20 3 VIN+ = +2.4V, VIN− = +2.0V V +10 µA +10 µA +20 µA 4 µA 4 µA 4 µA 3.9 4.4 mA 100 Ω 3 pF 3.1 V IOH = −0.4 mA, Inputs terminated 2.4 3.1 V IOH = −0.4 mA, Inputs shorted 2.4 3.1 Output Low Voltage IOL = 2 mA, VID = −200 mV IOS Output Short Circuit Current VOUT = 0V (Note 5) VCL Input Clamp Voltage ICL = −18 mA IDD No Load Supply Current Inputs Open TTL OUT 2.35 2.4 VOL www.national.com mV mV VDD = 3.0V to 3.6V, VID = 100mV VIN = 0V IIND Units VDD = 2.7V, VID = 100mV VIN = 0V ∆IIN Min VDD 2 V 0.3 0.5 V −15 −50 −100 mA −1.5 −0.7 5.4 V 9 mA Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (Notes 6, 7) Min Typ Max tPHLD Symbol Differential Propagation Delay High to Low Parameter CL = 15 pF Conditions 1.0 1.8 3.5 ns tPLHD Differential Propagation Delay Low to High VID = 200 mV 1.0 1.7 3.5 ns tSKD1 Differential Pulse Skew |tPHLD − tPLHD| (Note 8) (Figure 1 and Figure 2) 0 100 400 ps tSKD3 Differential Part to Part Skew (Note 9) 0 0.3 1.0 ns tSKD4 Differential Part to Part Skew (Note 10) 0 tTLH Rise Time tTHL Fall Time fMAX Maximum Operating Frequency (Note 12) 200 Units 0.4 1.5 ns 350 800 ps 175 800 250 ps MHz Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation. Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified (such as VID). Note 3: All typicals are given for: VDD = +3.3V and TA = +25˚C. Note 4: ESD Ratings: DS90LT012AH: HBM (1.5 kΩ, 100 pF) ≥ 2kV EIAJ (0Ω, 200 pF) ≥ 700V CDM ≥ 2000V IEC direct (330Ω, 150 pF) ≥ 7kV Note 5: Output short circuit current (IOS) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, do not exceed maximum junction temperature specification. Note 6: CL includes probe and jig capacitance. Note 7: Generator waveform for all tests unless otherwise specified: f = 1 MHz, ZO = 50Ω, tr and tf (0% to 100%) ≤ 3 ns for IN ± . Note 8: tSKD1 is the magnitude difference in differential propagation delay time between the positive-going-edge and the negative-going-edge of the same channel. Note 9: tSKD3, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices at the same VDD and within 5˚C of each other within the operating temperature range. Note 10: tSKD4, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over the recommended operating temperature and voltage ranges, and across process distribution. tSKD4 is defined as |Max − Min| differential propagation delay. Note 11: VDD is always higher than IN+ and IN− voltage. IN+ and IN− are allowed to have voltage range −0.05V to +2.35V when VDD = 2.7V and |VID| / 2 to VDD − 0.3V when VDD = 3.0V to 3.6V. VID is not allowed to be greater than 100 mV when VCM = 0.05V to 2.35V when VDD = 2.7V or when VCM = |VID| / 2 to VDD − 0.3V when VDD = 3.0V to 3.6V. Note 12: fMAX generator input conditions: tr = tf < 1 ns (0% to 100%), 50% duty cycle, differential (1.05V to 1.35 peak to peak). Output criteria: 60%/40% duty cycle, VOL (max 0.4V), VOH (min 2.4V), load = 15 pF (stray plus probes). The parameter is guaranteed by design. The limit is based on the statistical analysis of the device over the PVT range by the transition times (tTLH and tTHL). Parameter Measurement Information 20161603 FIGURE 1. Receiver Propagation Delay and Transition Time Test Circuit 3 www.national.com DS90LT012AH Switching Characteristics DS90LT012AH Parameter Measurement Information (Continued) 20161604 FIGURE 2. Receiver Propagation Delay and Transition Time Waveforms Typical Applications Balanced System 20161628 FIGURE 3. Point-to-Point Application (DS90LT012AH) operate for receiver input voltages up to VDD, but exceeding VDD will turn on the ESD protection circuitry which will clamp the bus voltages. Applications Information General application guidelines and hints for LVDS drivers and receivers may be found in the following application notes: LVDS Owner’s Manual (lit #550062-003), AN-808, AN-977, AN-971, AN-916, AN-805, AN-903. POWER DECOUPLING RECOMMENDATIONS Bypass capacitors must be used on power pins. Use high frequency ceramic (surface mount is recommended) 0.1µF and 0.001µF capacitors in parallel at the power supply pin with the smallest value capacitor closest to the device supply pin. Additional scattered capacitors over the printed circuit board will improve decoupling. Multiple vias should be used to connect the decoupling capacitors to the power planes. A 10µF (35V) or greater solid tantalum capacitor should be connected at the power entry point on the printed circuit board between the supply and ground. LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 3. This configuration provides a clean signaling environment for the fast edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically the characteristic impedance of the media is in the range of 100Ω. The internal termination resistor converts the driver output (current mode) into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account. The DS90LT012AH differential line receiver is capable of detecting signals as low as 100 mV, over a ± 1V commonmode range centered around +1.2V. This is related to the driver offset voltage which is typically +1.2V. The driven signal is centered around this voltage and may shift ± 1V around this center point. The ± 1V shifting may be the result of a ground potential difference between the driver’s ground reference and the receiver’s ground reference, the commonmode effects of coupled noise, or a combination of the two. The AC parameters of both receiver input pins are optimized for a recommended operating input voltage range of 0V to +2.4V (measured from each pin to ground). The device will www.national.com PC BOARD CONSIDERATIONS Use at least 4 PCB board layers (top to bottom): LVDS signals, ground, power, TTL signals. Isolate TTL signals from LVDS signals, otherwise the TTL signals may couple onto the LVDS lines. It is best to put TTL and LVDS signals on different layers which are isolated by a power/ground plane(s). Keep drivers and receivers as close to the (LVDS port side) connectors as possible. DIFFERENTIAL TRACES Use controlled impedance traces which match the differential impedance of your transmission medium (ie. cable) and termination resistor. Run the differential pair trace lines as close together as possible as soon as they leave the IC (stubs should be < 10mm long). This will help eliminate 4 TERMINATION (Continued) The DS90LT012AH integrates the terminating resistor for point-to-point applications. The resistor value will be between 90Ω and 133Ω. reflections and ensure noise is coupled as common-mode. In fact, we have seen that differential signals which are 1mm apart radiate far less noise than traces 3mm apart since magnetic field cancellation is much better with the closer traces. In addition, noise induced on the differential lines is much more likely to appear as common-mode which is rejected by the receiver. THRESHOLD The LVDS Standard (ANSI/TIA/EIA-644-A) specifies a maximum threshold of ± 100mV for the LVDS receiver. The DS90LV012A and DS90LT012A support an enhanced threshold region of −100mV to 0V. This is useful for fail-safe biasing. The threshold region is shown in the Voltage Transfer Curve (VTC) in Figure 4. The typical DS90LT012AH LVDS receiver switches at about −30mV. Note that with VID = 0V, the output will be in a HIGH state. With an external fail-safe bias of +25mV applied, the typical differential noise margin is now the difference from the switch point to the bias point. In the example below, this would be 55mV of Differential Noise Margin (+25mV − (−30mV)). With the enhanced threshold region of −100mV to 0V, this small external failsafe biasing of +25mV (with respect to 0V) gives a DNM of a comfortable 55mV. With the standard threshold region of ± 100mV, the external fail-safe biasing would need to be +25mV with respect to +100mV or +125mV, giving a DNM of 155mV which is stronger fail-safe biasing than is necessary for the DS90LT012AH. If more DNM is required, then a stronger fail-safe bias point can be set by changing resistor values. Match electrical lengths between traces to reduce skew. Skew between the signals of a pair means a phase difference between signals which destroys the magnetic field cancellation benefits of differential signals and EMI will result! (Note that the velocity of propagation, v = c/E r where c (the speed of light) = 0.2997mm/ps or 0.0118 in/ps). Do not rely solely on the autoroute function for differential traces. Carefully review dimensions to match differential impedance and provide isolation for the differential lines. Minimize the number of vias and other discontinuities on the line. Avoid 90˚ turns (these cause impedance discontinuities). Use arcs or 45˚ bevels. Within a pair of traces, the distance between the two traces should be minimized to maintain common-mode rejection of the receivers. On the printed circuit board, this distance should remain constant to avoid discontinuities in differential impedance. Minor violations at connection points are allowable. 20161629 FIGURE 4. VTC of the DS90LT012AH LVDS Receiver CABLES AND CONNECTORS, GENERAL COMMENTS When choosing cable and connectors for LVDS it is important to remember: Use controlled impedance media. The cables and connectors you use should have a matched differential impedance of about 100Ω. They should not introduce major impedance discontinuities. Balanced cables (e.g. twisted pair) are usually better than unbalanced cables (ribbon cable, simple coax) for noise reduction and signal quality. Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation a common-mode (not differential mode) noise which is rejected by the receiver. For cable distances < 0.5M, most cables can be made to work effectively. For distances 0.5M ≤ d ≤ 10M, CAT 3 (category 3) twisted pair cable works well, is readily available and relatively inexpensive. FAIL SAFE BIASING External pull up and pull down resistors may be used to provide enough of an offset to enable an input failsafe under open-circuit conditions. This configuration ties the positive LVDS input pin to VDD thru a pull up resistor and the negative LVDS input pin is tied to GND by a pull down resistor. The pull up and pull down resistors should be in the 5kΩ to 15kΩ range to minimize loading and waveform distortion to the driver. The common-mode bias point ideally should be set to approximately 1.2V (less than 1.75V) to be compatible with the internal circuitry. Please refer to application note AN-1194, “Failsafe Biasing of LVDS Interfaces” for more information. PROBING LVDS TRANSMISSION LINES Always use high impedance ( > 100kΩ), low capacitance ( < 2 pF) scope probes with a wide bandwidth (1 GHz) scope. Improper probing will give deceiving results. 5 www.national.com DS90LT012AH Applications Information DS90LT012AH Pin Descriptions Package Pin Number SOT23 4 Pin Name Description IN− Inverting receiver input pin 3 IN+ Non-inverting receiver input pin 5 TTL OUT 1 VDD Power supply pin, +3.3V ± 0.3V 2 GND Ground pin NC No connect Receiver output pin Ordering Information www.national.com Operating Package Type/ Temperature Number −40˚C to +125˚C MF05A Order Number DS90LT012AHMF 6 inches (millimeters) unless otherwise noted 5-Lead SOT23, JEDEC MO-178, 1.6mm Order Number DS90LT012AHMF NS Package Number MF05A National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. For the most current product information visit us at www.national.com. LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. BANNED SUBSTANCE COMPLIANCE National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ‘‘Banned Substances’’ as defined in CSP-9-111S2. Leadfree products are RoHS compliant. National Semiconductor Americas Customer Support Center Email: [email protected] Tel: 1-800-272-9959 www.national.com National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: [email protected] Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: [email protected] National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: [email protected] Tel: 81-3-5639-7560 DS90LT012AH High Temperature 3V LVDS Differential Line Receiver Physical Dimensions