MOTOROLA MPIC2131

Order this document
by MPIC2131/D
SEMICONDUCTOR TECHNICAL DATA
Power Products Division
The MPIC2131 is a high voltage, high speed, power MOSFET and IGBT driver
with three independent high side and low side referenced output channels for
3–Phase applications. Proprietary HVIC technology enables ruggedized monolithic construction. Logic inputs are compatible with 5 V CMOS or LSTTL outputs. A
ground referenced operational amplifier provides an analog feedback of bridge
current via an external current sense resistor. A current trip function which terminates all six outputs is also derived from an external current sense resistor. An extra shutdown input is provided for customizing the shutdown function. An open
drain FAULT signal is provided to indicate that any of shutdown conditions has occurred. The output drivers feature a high pulse current buffer stage designed for
minimum driver cross–conduction. Propagation delays are matched to simplify use
in high frequency applications.
The floating channels can be used to drive N–channel power MOSFET or
IGBT’s in the high side configuration which operate from 10 to 600 volts.
•
•
•
•
•
•
•
•
•
•
3 HIGH SIDE &
3 LOW SIDE
DRIVER
28
1
P SUFFIX
PLASTIC PACKAGE
CASE 710–02
Floating Channel Designed for Bootstrap Operation
Fully Operational to +600 V
Tolerant to Negative Transient Voltage
dV/dt Immune
Gate Drive Supply Range from 10 to 20 V
Undervoltage Lockout for All Channels
PIN CONNECTIONS
1
VCC
VB1 28
Independent 3 High Side & 3 Low Side Drivers
2
HIN1
HO1 27
Matched Propagation Delay for All Channels
3
HIN2
VS1 26
Outputs Out of Phase with Inputs
4
HIN3
25
5
LIN1
VB2 24
6
LIN2
HO2 23
7
LIN3
VS2 22
8
FAULT
Over–current Shut Down Turns Off All Six Drivers
PRODUCT SUMMARY
VOFFSET
600 V MAX
IO+/–
200 mA/420 mA
VOUT
10 – 20 V
ton/off (typical)
1.4 & 0.7 ms
9
ITRIP
VB3 20
Delay Matching
700 ns
10
FLT+CLR
HO3 19
11
SD
VS3 18
12
VSS
17
13
COM
LO1 16
14
LO3
LO2 15
21
(TOP VIEW)
ORDERING INFORMATION
This document contains information on a new product. Specifications and information herein are subject
to change without notice.
Device
Package
MPIC2131P
PDIP
REV 1
Power
 Motorola
Motorola, Inc.
1996
Products Division Advanced Data
1
MPIC2131
SIMPLIFIED BLOCK DIAGRAM
H1
INPUT
SIGNAL
L1
GENERATOR
HIN1
HIN2
PULSE
GENERATOR
LEVEL
SHIFTER
SET
PULSE
GENERATOR
LEVEL
SHIFTER
SET
PULSE
GENERATOR
LEVEL
SHIFTER
SET
VB1
LATCH
DRIVER
UV
RESET DETECTOR
VS1
HIN3
LIN1
H2
INPUT
SIGNAL
L2
GENERATOR
LIN2
LIN3
FLT–CLR
H3
INPUT
SIGNAL
L3
GENERATOR
SD
FAULT
HO1
VB2
LATCH
DRIVER
UV
RESET DETECTOR
HO2
VS2
VB3
LATCH
DRIVER
UV
RESET DETECTOR
HO3
VS3
FAULT
LOGIC
VCC
DRIVER
LO1
DRIVER
LO2
DRIVER
LO3
UNDER–
VOLTAGE
DETECTOR
VSS
ITRIP
CURRENT
COMPARATOR
0.5 V
VSS
COM
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute
voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air
conditions.
Symbol
Min
Max
Unit
VB1,2,3
VS1,2,3
VHO1,2,3
VLO1,2,3
VCC
VSS
VIN
FAULT
–0.3
VB1,2,3–25
VS1,2,3–0.3
–0.3
–0.3
VCC–25
VSS–0.3
VSS–0.3
625
VB1,2,3+0.3
VB1,2,3+0.3
VCC+0.3
25
VCC+0.3
VCC+0.3
VCC+0.3
VDC
dVS/dt
–
50
V/ns
PD
–
1.5
Watt
Tj, Tstg
–55
150
°C
Thermal Resistance, Junction to Ambient (8 Lead DIP)
RθJA
–
83
°C/W
Lead Temperature for Soldering Purposes, 10 seconds
TL
–
260
°C
Rating
High Side Floating Absolute Voltage
High Side Floating Supply Offset Voltage
High Side Floating Output Voltage
Low Side Output Voltage
Fixed Supply Voltage
Fixed Supply Offset Voltage
Logic Input Voltage (HIN–, LIN–, FLT–, CLR–, SD & ITRIP)
Fault Output Voltage
Allowable Offset Supply Voltage Transient
*Package Power Dissipation @ TC ≤ +25°C (28 Lead DIP)
Operating and Storage Temperature
2
Motorola Power Products Division Advanced Data
MPIC2131
RECOMMENDED OPERATING CONDITIONS
The Input/Output logic timing Diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The VS offset rating is tested with all supplies biased at 15 V differential.
High Side Floating Supply Absolute Voltage
High Side Floating Supply Offset Voltage
VB1,2,3
VS1,2,3+10
VS1,2,3+20
V
VS1,2,3
Note 1
VSO+600
V
VHO1,2,3
VS1,2,3
VB1,2,3
V
VCC
10
20
V
VLO1,2,3
0
VCC
V
Low Side Driver Return
VSS
–5
5
V
Logic Input Voltage (HIN–, LIN–, FLT–CLR, SD & ITRIP)
VIN
VSS
5
V
FAULT–
VSS
VCC
V
–40
125
°C
High Side Floating Output Voltage
Fixed Supply Voltage
Low Side Output Voltage
Fault Output Voltage
Ambient Temperature
TA
Note 1: Logic operational for VS of –5 V to +600 V. Logic state held for VS of –5 V to –VBS.
ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise specified)
Characteristic
Symbol
Min
Typ
Max
Unit
STATIC ELECTRICAL CHARACTERISTICS
VBIAS (VCC, VBS1,2,3) = 15 V and VSS = COM unless otherwise specified. The VIN, VTH and IIN parameters are referenced to VSS and are
applicable to all six channels (HS1,2,3 & LS1,2,3). The VO and IO parameters are referenced to COM and VSO1,2,3 and are applicable to
the respective output leads: HO1,2,3 or LO1,2,3.
Logic “0” Input Voltage (OUT = LO)
VIH
2.2
–
–
V
Logic “1” Input Voltage (OUT = HI)
VIL
–
–
0.8
V
Logic “0” Fault Clear Input Voltage
VFCLR,IH
2.2
–
–
V
Logic “1” Fault Clear Input Voltage
VFCLR,IL
–
–
0.8
V
SD Input Positive Going Threshold
VSD,TH+
–
1.8
–
V
SD Input Negative Going Threshold
VSD,TH–
–
1.5
–
V
ITRIP Input Positive Going Threshold
VIT,TH+
–
485
–
mV
ITRIP Input Negative Going Threshold
VIT,TH–
–
400
–
mV
High Level Output Voltage, VBIAS–VO @ VIN = 0 V, IO = 0 A
VOH
–
–
100
mV
Low Level Output Voltage, VO @ VIN = 5 V, IO = 0 A
VOL
–
–
100
mV
Offset Supply Leakage Current @ VB1,2,3 = VS1,2,3 = 600 V
ILK
–
–
50
µA
Quiescent VBS Supply Current @ VIN = 0 V or 5 V
IQBS
–
30
–
µA
Quiescent VCC Supply Current @ VIN = 0 V or 5 V
IQCC
–
3.0
–
mA
Logic “1” Input Bias Current (OUT = HI) @ VIN = 0 V
IIN+
–
190
–
µA
Logic “0” Input Bias Current (OUT = LO) @ VIN = 5 V
IIN–
–
100
–
µA
“High” ITRIP Bias Current @ ITRIP = 5 V
ITRIP+
–
60
–
µA
“Low” ITRIP Bias Current @ ITRIP = 0 V
ITRIP–
–
–
50
nA
Logic “1” Fault Clear Bias Current @ FLT–CLR = 0 V
IFCLR+
–
190
–
µA
Logic “0” Fault Clear Bias Current @ FLT–CLR = 5 V
IFCLR–
–
100
–
µA
Logic “1” Shut Down Bias Current @ SD = 5 V
ISD+
–
60
–
µA
Logic “0” Shut Down Bias Current @ SD = 5 V
ISD–
–
–
150
nA
VBS Supply Undervoltage Positive Going Threshold
VBSUV+
–
8.6
–
V
VBS Supply Undervoltage Negative Going Threshold
VBSUV–
–
8.2
–
V
VCC Supply Undervoltage Positive Going Threshold
VCCUV+
–
9.0
–
V
VCC Supply Undervoltage Negative Going Threshold
VCCUV–
–
8.7
–
V
FAULT – Low On Resistance
Ron,FLT
–
55
–
Ω
Output High Short Circuit Pulsed Current @ Vout = 0 V, Vin = 0 V, PW ≤ 10 µs
IO+
200
250
–
mA
Output Low Short Circuit Pulsed Current @ Vout = 15 V, Vin = 5 V, PW ≤ 10 µs
IO–
420
500
–
mA
Motorola Power Products Division Advanced Data
3
MPIC2131
ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise specified)
Symbol
Characteristic
Min
Typ
Max
Unit
DYNAMIC ELECTRICAL CHARACTERISTICS
VBIAS (VCC, VBS1,2,3) = 15 V, VSO1,2,3 = VSS and CL = 1000 pF unless otherwise specified. TA = 25°C.
Turn–On Propagation Delay @ VIN = 0 & 5 V, VS1,2,3 = 0 V to 600 V
ton
–
1.4
–
µs
Turn–Off Propagation Delay @ VIN = 0 & 5 V, VS1,2,3 = 0 V to 600 V
toff
–
0.7
–
µs
Turn–On Rise Time @ VIN = 0 & 5 V, VS1,2,3 = 0 V to 600 V
tr
–
80
–
ns
Turn–On Fall Time @ VIN = 0 & 5 V, VS1,2,3 = 0 V to 600 V
tf
–
40
–
ns
titrip
–
550
–
ns
ITRIP Blanking Time @ ITRIP = 1 V
tbl
–
400
–
ns
ITRIP to FAULT– Propagation Delay @ VIN, VITRIP = 0 & 5 V
tflt
–
450
–
ns
Input Filter Time (all six inputs) @ VIN = 0 & 5 V
tflt,in
–
310
–
ns
FLT–CLR to FAULT Clear Time @ VIN, VIT, VFC = 0 & 5 V
tfltclr
–
450
–
ns
SD to OUTPUT Shutdown Propagation Delay @ VIN, VSD = 0 & 5 V
tsd
–
550
–
ns
Deadtime, LS Turn–Off to HS Turn–On & HS Turn–Off to LS Turn–On
@ VIN = 0 & 5 V
DT
–
700
–
ns
ITRIP to Output Shutdown Propagation Delay @ VIN, VITRIP = 0 & 5 V
TYPICAL CONNECTION
10 TO 600 V
VCC
HIN1,2,3
VB1,2,3
HO1,2,3
LIN1,2,3
VS1,2,3
FAULT
TO
LOAD
ITRIP
FLT–CLR
SD
VSS
COM
LO1,2,3
LEAD DEFINITIONS
Symbol
HIN1,2,3
Logic Inputs for High Side Gate Driver Outputs (HO1,2,3), Out of Phase
LIN1,2,3
Logic Inputs for Low Side Gate Driver Outputs (LO1,2,3), Out of Phase
FLT–CLR
Logic Inputs for Fault Clear
SD
Logic Input for Shut Down
FAULT
Indicates Over–current, Shut Down or Low Side Undervoltage Condition, Negative Logic
ITRIP
Input for Over–current Shut Down
VSS
Logic Ground
VB1,2,3
High Side Floating Supplies
HO1,2,3
High Side Gate Drive Outputs
VS1,2,3
High Side Floating Supply Returns
VCC
Logic and Low Side Fixed Supply
LO1,2,3
COM
4
Lead Description
Low Side Gate Drive Outputs
Low Side Return
Motorola Power Products Division Advanced Data
MPIC2131
HIN
HIN
LIN
LIN
ITRIP
50%
SD
tr
ton
FLT–CLR
50%
90%
FAULT
toff
90%
tf
HO
HO
LO
10%
10%
LO
Figure 1. Input / Output Timing Diagram
Figure 2. Switching Time Waveform
Definitions
LIN2
HIN
50%
50%
ITRIP
LIN
50%
50%
SD
FLT–CLR
50%
LO
50%
FAULT
50%
50%
50%
HO
LO2
DT
DT
Figure 3. Deadtime Waveform Definitions
Motorola Power Products Division Advanced Data
tflt
titrip
50%
50%
tfltclr
tsd
Figure 4. Shutdown Waveform Definitions
5
MPIC2131
PACKAGE DIMENSIONS
28
NOTES:
1. POSITIONAL TOLERANCE OF LEADS (D), SHALL
BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL
CONDITION, IN RELATION TO SEATING PLANE
AND EACH OTHER.
2. DIMENSION L TO CENTER OF LEADS WHEN
FORMED PARALLEL.
3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
15
B
14
1
L
C
A
N
H
G
F
D
M
K
J
SEATING
PLANE
DIM
A
B
C
D
F
G
H
J
K
L
M
N
MILLIMETERS
MIN
MAX
36.45
37.21
13.72
14.22
3.94
5.08
0.36
0.56
1.02
1.52
2.54 BSC
1.65
2.16
0.20
0.38
2.92
3.43
15.24 BSC
0_
15_
0.51
1.02
INCHES
MIN
MAX
1.435
1.465
0.540
0.560
0.155
0.200
0.014
0.022
0.040
0.060
0.100 BSC
0.065
0.085
0.008
0.015
0.115
0.135
0.600 BSC
0_
15_
0.020
0.040
CASE 710–02
ISSUE B
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Motorola
data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”
must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of
others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other
applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury
or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that
Motorola was negligent regarding the design or manufacture of the part. Motorola and
are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal
Opportunity/Affirmative Action Employer.
How to reach us:
USA / EUROPE / Locations Not Listed: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454
JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center,
3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315
MFAX: [email protected] – TOUCHTONE 602–244–6609
INTERNET: http://Design–NET.com
ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298
6
◊
*MPIC2131/D*
MPIC2131/D
Motorola Power Products Division Advanced Data