SLAS043G − MAY 1991 − REVISED NOVEMBER 2003 D Power Dissipation . . . 40 mW Max D Advanced LinEPIC Single-Poly Process D D D D D J† OR DW PACKAGE (TOP VIEW) Provides Close Capacitor Matching for Better Accuracy Fast Parallel Processing for DSP and µP Interface Either External or Internal Clock Can Be Used Conversion Time . . . 6 µs Total Unadjusted Error . . . ±1 LSB Max CMOS Technology REF+ REF − ANLG GND AIN ANLG VDD DGTL GND1 DGTL GND2 DGTL VDD1 DGTL VDD2 EOC D0 D1 description The TLC1550x and TLC1551 are data acquisition analog-to-digital converters (ADCs) using a 10-bit, switched-capacitor, successive-approximation network. A high-speed, 3-state parallel port directly interfaces to a digital signal processor (DSP) or microprocessor (µP) system data bus. D0 through D9 are the digital output terminals with D0 being the least significant bit (LSB). Separate power terminals for the analog and digital portions minimize noise pickup in the supply leads. Additionally, the digital power is divided into two parts to separate the lower current logic from the higher current bus drivers. An external clock can be applied to CLKIN to override the internal system clock if desired. 1 24 2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14 12 13 RD WR CLKIN CS D9 D8 D7 D6 D5 D4 D3 D2 † Refer to the mechanical data for the JW package. ANLG GND REF− REF+ NC RD WR CLKIN FK OR FN PACKAGE (TOP VIEW) AIN ANLG VDD DGTL GND1 NC DGTL GND2 DGTL VDD1 DGTL VDD2 4 3 2 1 28 27 26 25 6 24 7 23 8 22 9 21 10 20 11 19 12 13 14 15 16 17 18 CS D9 D8 NC D7 D6 D5 EOC D0 D1 NC D2 D3 D4 The TLC1550I and TLC1551I are characterized for operation from − 40°C to 85°C. The TLC1550M is characterized over the full military range of − 55°C to 125°C. 5 NC − No internal connection AVAILABLE OPTIONS PACKAGE TA CERAMIC CHIP CARRIER (FK) PLASTIC CHIP CARRIER (FN) CERAMIC DIP (J) SOIC (DW) −40°C to 85°C — TLC1550IFN TLC1551IFN — TLC1550IDW TLC1551IDW −55°C to 125°C TLC1550MFK — TLC1550MJ — This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either VCC or ground. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Advanced LinEPIC is a trademark of Texas Instruments. Copyright 2003, Texas Instruments Incorporated %0#&!% %" *! &" 0 1$%&!% &!*!" 0# ! "*%0%&!%" * !+* !*#" 0 *2&" "!#*!" "!&& ,&&!/- !% *""%. *" ! **""&%$/ %$* !*"!%. 0 &$$ &&#*!*"- !" #$%&! ! ' ()( &$$ &&#*!*" &* !*"!* $*"" !+*,%"* !*- &$$ !+* !" !% *""%. *" ! **""&%$/ %$* !*"!%. 0 &$$ &&#*!*"- POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 SLAS043G − MAY 1991 − REVISED NOVEMBER 2003 functional block diagram EOC CS SuccessiveApproximation Register Control Logic WR RD 10 D0 −D9 10 Frequency Divided by 2 DGTL VDD1 Internal Clock Comp 10-Bit Capacitor DAC and S/H 100 kΩ NOM Clock Detector CLKIN REF + REF − AIN typical equivalent inputs INPUT CIRCUIT IMPEDANCE DURING SAMPLING MODE INPUT CIRCUIT IMPEDANCE DURING HOLD MODE 1 kΩ TYP AIN AIN Ci = 60 pF TYP (equivalent input capacitance) 2 POST OFFICE BOX 655303 5 MΩ TYP • DALLAS, TEXAS 75265 SLAS043G − MAY 1991 − REVISED NOVEMBER 2003 Terminal Functions TERMINAL NO.† NAME NO.‡ DESCRIPTION ANLG GND 4 3 Analog ground. The reference point for the voltage applied on terminals ANLG VDD, AIN, REF+, and REF−. AIN 5 4 Analog voltage input. The voltage applied to AIN is converted to the equivalent digital output. ANLG VDD 6 5 Analog positive power supply voltage. The voltage applied to this terminal is designated VDD3. CLKIN 26 22 Clock input. CLKIN is used for external clocking instead of using the internal system clock. It usually takes a few microseconds before the internal clock is disabled. To use the internal clock, CLKIN should be tied high or left unconnected. CS 25 21 Chip-select. CS must be low for RD or WR to be recognized by the A/D converter. D0 13 11 Data bus output. D0 is bit 1 (LSB). D1 14 12 Data bus output. D1 is bit 2. D2 16 13 Data bus output. D2 is bit 3. D3 17 14 Data bus output. D3 is bit 4. D4 18 15 Data bus output. D4 is bit 5. D5 19 16 Data bus output. D5 is bit 6. D6 20 17 Data bus output. D6 is bit 7. D7 21 18 Data bus output. D7 is bit 8. D8 23 19 Data bus output. D8 is bit 9. D9 24 20 Data bus output. D9 is bit 10 (MSB). 7 6 Digital ground 1. The ground for power supply DGTL VDD1 and is the substrate connection DGTL GND2 9 7 Digital ground 2. The ground for power supply DGTL VDD2 DGTL VDD1 10 8 Digital positive power-supply voltage 1. DGTL VDD1 supplies the logic. The voltage applied to DGTL VDD1 is designated VDD1. DGTL VDD2 11 9 Digital positive power-supply voltage 2. DGTL VDD2 supplies only the higher-current output buffers. The voltage applied to DGTL VDD2 is designated VDD2. EOC 12 10 End-of-conversion. EOC goes low indicating that conversion is complete and the results have been transferred to the output latch. EOC can be connected to the µP- or DSP-interrupt terminal or can be continuously polled. RD 28 24 REF+ 2 1 Read input. When CS is low and RD is taken low, the data is placed on the data bus from the output latch. The output latch stores the conversion results at the most recent negative edge of EOC. The falling edge of RD resets EOC to a high within the td(EOC) specifications. Positive voltage-reference input. Any analog input that is greater than or equal to the voltage on REF+ converts to 1111111111. Analog input voltages between REF + and REF − convert to the appropriate result in a ratiometric manner. REF − 3 2 Negative voltage reference input. Any analog input that is less than or equal to the voltage on REF − converts to 0000000000. 27 23 Write input. When CS is low, conversion is started on the rising edge of WR. On this rising edge, the ADC holds the analog input until conversion is completed. Before and after the conversion period, which is given by t conv, the ADC remains in the sampling mode. DGTL GND1 WR † Terminal numbers for FK and FN packages. ‡ Terminal numbers for J, DW, and NW packages. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3 SLAS043G − MAY 1991 − REVISED NOVEMBER 2003 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage, VDD1, VDD2, and VDD3 (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.5 V Input voltage range, VI (any input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to VDD + 0.3 V Output voltage range, VO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to VDD + 0.3 V Peak input current (any digital input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 10 mA Peak total input current (all inputs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 30 mA Operating free-air temperature range, TA: TLC1550I, TLC1551I . . . . . . . . . . . . . . . . . . . . . . . . −40°C to 85°C TLC1550M . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55°C to 125°C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C Case temperature for 10 seconds: FK or FN package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: J or NW package . . . . . . . . . . . . 260°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: VDD1 is the voltage measured at DGTL VDD1 with respect to DGND1. VDD2 is the voltage measured at DGTL VDD2 with respect to the DGND2. VDD3 is the voltage measured at ANLG VDD with respect to AGND. For these specifications, all ground terminals are tied together (and represent 0 V). When VDD1, VDD2, and VDD3 are equal, they are referred to simply as VDD. recommended operating conditions Supply voltage, VDD1, VDD2, VDD3 MIN NOM MAX 4.75 5 5.5 Positive reference voltage, VREF+ (see Note 2) VDD3 0 Negative reference voltage, VREF− (see Note 2) Differential reference voltage, VREF+ − VREF − (see Note 2) Analog input voltage range 0 High-level control input voltage, VIH 2 Low-level control input voltage, VIL Input clock frequency, f(CLKIN) 0.5 Setup time, CS low before WR or RD goes low, tsu(CS) Hold time, CS low after WR or RD goes high, th(CS) WR or RD pulse duration, tw(WR) Operating free-air temperature, TA V V V VDD3 VDD3 V V V 0.8 V 7.8 MHz 0 ns 0 ns 50 ns 40% of period 80% of period TLC155xI −40 85 TLC1550M −55 125 Input clock low pulse duration, tw(L−CLKIN) UNIT °C NOTE 2: Analog input voltages greater than that applied to REF+ convert to all 1s (1111111111), while input voltages less than that applied to REF − convert to all 0s (0000000000). The total unadjusted error may increase as this differential voltage falls below 4.75 V. 4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SLAS043G − MAY 1991 − REVISED NOVEMBER 2003 electrical characteristics over recommended operating free-air temperature range, VDD = VREF+ = 4.75 V to 5.5 V and VREF − = 0 (unless otherwise noted) PARAMETER VOH TEST CONDITIONS High-level output voltage VDD = 4.75 V, VDD = 4.75 V, IOL = 2.4 mA VOL Low-level output voltage IOZ Off-state (high-impedance-state) output current IIH IIL High-level input current VO = VDD, VO = 0, VI = VDD Low-level input current (except CLKIN) VI = 0 IIL Low-level input current (CLKIN) IOS Short-circuit output current Input capacitance Analog inputs Digital inputs TYP† MAX 2.4 V 0.5 CS and RD at VDD −10 See typical equivalent inputs TLC1550/1I UNIT 0.4 TA = − 55°C to 125°C CS and RD at VDD VO = 5 V, TA = 25°C VO = 0, TA = 25°C CS low and RD high I(DD) Operating supply current Ci IOH = − 360 µA TA = 25°C MIN 10 0.005 2.5 V A µA µA −2.5 −0.005 µA −50 −50 µA 7 14 −12 −6 2 8 60 90* 5 15* mA mA pF * On products compliant to MIL-STD-883, Class B, this parameter is not production tested. † All typical values are at VDD = 5 V, TA = 25°C. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 SLAS043G − MAY 1991 − REVISED NOVEMBER 2003 operating characteristics over recommended operating free-air temperature range with internal clock and minimum sampling time of 4 µs, VDD = VREF + = 5 V and VREF − = 0 (unless otherwise noted) TLC1550I TA† Full range TLC1551I Full range PARAMETER EL TEST CONDITIONS Linearity error See Note 3 TLC1550M TLC1550I TLC1551I EZS Zero-scale error ±1 ± 0.5 25°C Full range ±1 Full range ± 0.5 ±1 ± 0.5 25°C ±1 TLC1550I Full range ± 0.5 TLC1551I Full range See Notes 2 and 4 TLC1550M TLC1550I TLC1551I See Note 5 TLC1550M tc Conversion time ta(D) tv(D) Data access time after RD goes low tdis(D) MAX Full range Full-scale error Total unadjusted error TYP‡ ±1 ± 0.5 25°C Full range ±1 Full range ± 0.5 Full range ±1 25°C ±1 fclock(external) = 4.2 MHz or internal clock Data valid time after RD goes high See Figure 3 LSB LSB LSB LSB 6 µs 35 ns 5 Disable time, delay time from RD high to high impedance UNIT ± 0.5 Full range See Notes 2 and 4 TLC1550M EFS MIN ns 30 ns td(EOC) Delay time, RD low to EOC high 0 15 ns † Full range is − 40°C to 85°C for the TL155xI devices and − 55°C to 125°C for the TLC1550M. ‡ All typical values are at VDD = 5 V, TA = 25°C. NOTES: 2. Analog input voltages greater than that applied to REF+ convert to all 1s (1111111111), while input voltages less than that applied to REF − convert to all 0s (0000000000). The total unadjusted error may increase as this differential voltage falls below 4.75 V. 3. Linearity error is the difference between the actual analog value at the transition between any two adjacent steps and its ideal value after zero-scale error and full-scale error have been removed. 4. Zero-scale error is the difference between the actual mid-step value and the nominal mid-step value at specified zero scale. Full-scale error is the difference between the actual mid-step value and the nominal mid-step value at specified full scale. 5. Total unadjusted error is the difference between the actual analog value at the transition between any two adjacent steps and its ideal value. It includes contributions from zero-scale error, full-scale error, and linearity error. 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SLAS043G − MAY 1991 − REVISED NOVEMBER 2003 PARAMETER MEASUREMENT INFORMATION Source Current = 6 mA Test Point Output Under Test See Note A Vcp = 1 V CL = 62 pF Sink Current = 6 mA Vcp = voltage commutation point for switching between source and sink currents NOTE A: Equivalent load circuit of the Teradyne A500 tester for timing parameter measurement Figure 1. Test Load Circuit POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7 SLAS043G − MAY 1991 − REVISED NOVEMBER 2003 APPLICATION INFORMATION simplified analog input analysis Using the circuit in Figure 2, the time required to charge the analog input capacitance from 0 to VS within 1/2 LSB can be derived as follows: The capacitance charging voltage is given by V C +V ǒ1−e– tcńRtCiǓ (1) S Where: Rt = Rs + ri The final voltage to 1/2 LSB is given by VC (1/2 LSB) = VS − (VS /1024) (2) Equating equation 1 to equation 2 and solving for time t c gives ǒ ǒ Ǔ V * V ń512 + V 1– e S S S – t cńR tC Ǔ i (3) and t c (1/2 LSB) = Rt × Ci × ln(1024) (4) Therefore, with the values given, the time for the analog input signal to settle is t c (1/2 LSB) = (Rs + 1 kΩ) × 60 pF × ln(1024) (5) This time must be less than the converter sample time shown in the timing diagrams. Driving Source† TLC1550/1 Rs VS ri VI VC 1 kΩ MAX Ci 50 pF MAX VI = Input voltage at AIN VS = External driving source voltage Rs = Source resistance ri = Input resistance Ci = Input capacitance † Driving source requirements: • Noise and distortion for the source must be equivalent to the resolution of the converter. • Rs must be real at the input frequency. Figure 2. Input Circuit Including the Driving Source 8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SLAS043G − MAY 1991 − REVISED NOVEMBER 2003 PRINCIPLES OF OPERATION The operating sequence for complete data acquisition is shown in Figure 3. Processors can address the TLC1550 and TLC1551 as an external memory device by simply connecting the address lines to a decoder and the decoder output to CS. Like other peripheral devices, the write (WR) and read (RD) input signals are valid only when CS is low. Once CS is low, the onboard system clock permits the conversion to begin with a simple write command and the converted data to be presented to the data bus with a simple read command. The device remains in a sampling (track) mode from the rising edge of EOC until conversion begins with the rising edge of WR, which initiates the hold mode. After the hold mode begins, the clock controls the conversion automatically. When the conversion is complete, the end-of-conversion (EOC) signal goes low indicating that the digital data has been transferred to the output latch. Lowering CS and RD then resets EOC and transfers the data to the data bus for the processor read cycle. th(CS) tsu(CS) CS 0.8 V 1.4 V 0.8 V 0.8 V tc tw(WR) WR 0.8 V 0.8 V 2V 1.4 V th(CS) tsu(CS) 2V RD 0.8 V tv(D) ta(D) 2V Data Valid 0.8 V D0 −D9 tdis(D) 2V 0.8 V td(EOC) 2V EOC 0.8 V Figure 3. TLC1550 or TLC1551 Operating Sequence POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9 PACKAGE OPTION ADDENDUM www.ti.com 16-Mar-2007 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty TLC1550IDW ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TLC1550IDWG4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TLC1550IDWR ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TLC1550IDWRG4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TLC1550IFN ACTIVE PLCC FN 28 37 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TLC1550IFNR ACTIVE PLCC FN 28 750 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Lead/Ball Finish MSL Peak Temp (3) TLC1550INW OBSOLETE PDIP NW 24 TBD Call TI Call TI TLC1550MFKB OBSOLETE LCCC FK 28 TBD Call TI Call TI TLC1550MJ OBSOLETE CDIP J 24 TBD Call TI Call TI TLC1550MJB OBSOLETE CDIP J 24 TBD Call TI Call TI TLC1551IDW ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TLC1551IDWG4 ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TLC1551IDWR ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TLC1551IDWRG4 ACTIVE SOIC DW 24 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TLC1551IFN ACTIVE PLCC FN 28 37 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM TLC1551IFNG4 ACTIVE PLCC FN 28 37 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Addendum-Page 1 PACKAGE OPTION ADDENDUM www.ti.com 16-Mar-2007 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 MECHANICAL DATA MCDI004A – JANUARY 1995 – REVISED NOVEMBER 1997 J (R-GDIP-T**) CERAMIC DUAL-IN-LINE PACKAGE 24 PINS SHOWN B 13 24 C 1 12 0.065 (1,65) 0.045 (1,14) Lens Protrusion (Lens Optional) 0.010 (0.25) MAX 0.175 (4,45) 0.140 (3,56) 0.090 (2,29) 0.060 (1,53) A Seating Plane 0.018 (0,46) MIN 24 PINS ** DIM ”A” ”B” ”C” NARR 0.125 (3,18) MIN 0.022 (0,56) 0.014 (0,36) 0.100 (2,54) 0.012 (0,30) 0.008 (0,20) 28 WIDE NARR 40 32 WIDE NARR WIDE NARR WIDE MAX 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) 0.624(15,85) MIN 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) 0.590(14,99) MAX 1.265(32,13) 1.265(32,13) 1.465(37,21) 1.465(37,21) 1.668(42,37) 1.668(42,37) 2.068(52,53) 2.068(52,53) MIN 1.235(31,37) 1.235(31,37) 1.435(36,45) 1.435(36,45) 1.632(41,45) 1.632(41,45) 2.032(51,61) 2.032(51,61) MAX 0.541(13,74) 0.598(15,19) 0.541(13,74) 0.598(15,19) 0.541(13,74) 0.598(15,19) 0.541(13,74) 0.598(15,19) MIN 0.514(13,06) 0.571(14,50) 0.514(13,06) 0.571(14,50) 0.514(13,06) 0.571(14,50) 0.514(13,06) 0.571(14,50) 4040084/C 10/97 NOTES: A. B. C. D. E. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin). This package can be hermetically sealed with a ceramic lid using glass frit. Index point is provided on cap for terminal identification. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MECHANICAL DATA MLCC006B – OCTOBER 1996 FK (S-CQCC-N**) LEADLESS CERAMIC CHIP CARRIER 28 TERMINAL SHOWN 18 17 16 15 14 13 NO. OF TERMINALS ** 12 19 11 20 10 A B MIN MAX MIN MAX 20 0.342 (8,69) 0.358 (9,09) 0.307 (7,80) 0.358 (9,09) 28 0.442 (11,23) 0.458 (11,63) 0.406 (10,31) 0.458 (11,63) 21 9 22 8 44 0.640 (16,26) 0.660 (16,76) 0.495 (12,58) 0.560 (14,22) 23 7 52 0.739 (18,78) 0.761 (19,32) 0.495 (12,58) 0.560 (14,22) 24 6 68 0.938 (23,83) 0.962 (24,43) 0.850 (21,6) 0.858 (21,8) 84 1.141 (28,99) 1.165 (29,59) 1.047 (26,6) 1.063 (27,0) B SQ A SQ 25 5 26 27 28 1 2 3 4 0.080 (2,03) 0.064 (1,63) 0.020 (0,51) 0.010 (0,25) 0.020 (0,51) 0.010 (0,25) 0.055 (1,40) 0.045 (1,14) 0.045 (1,14) 0.035 (0,89) 0.045 (1,14) 0.035 (0,89) 0.028 (0,71) 0.022 (0,54) 0.050 (1,27) 4040140 / D 10/96 NOTES: A. B. C. D. E. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. This package can be hermetically sealed with a metal lid. The terminals are gold plated. Falls within JEDEC MS-004 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MECHANICAL DATA MPLC004A – OCTOBER 1994 FN (S-PQCC-J**) PLASTIC J-LEADED CHIP CARRIER 20 PIN SHOWN Seating Plane 0.004 (0,10) 0.180 (4,57) MAX 0.120 (3,05) 0.090 (2,29) D D1 0.020 (0,51) MIN 3 1 19 0.032 (0,81) 0.026 (0,66) 4 E 18 D2 / E2 E1 D2 / E2 8 14 0.021 (0,53) 0.013 (0,33) 0.007 (0,18) M 0.050 (1,27) 9 13 0.008 (0,20) NOM D/E D2 / E2 D1 / E1 NO. OF PINS ** MIN MAX MIN MAX MIN MAX 20 0.385 (9,78) 0.395 (10,03) 0.350 (8,89) 0.356 (9,04) 0.141 (3,58) 0.169 (4,29) 28 0.485 (12,32) 0.495 (12,57) 0.450 (11,43) 0.456 (11,58) 0.191 (4,85) 0.219 (5,56) 44 0.685 (17,40) 0.695 (17,65) 0.650 (16,51) 0.656 (16,66) 0.291 (7,39) 0.319 (8,10) 52 0.785 (19,94) 0.795 (20,19) 0.750 (19,05) 0.756 (19,20) 0.341 (8,66) 0.369 (9,37) 68 0.985 (25,02) 0.995 (25,27) 0.950 (24,13) 0.958 (24,33) 0.441 (11,20) 0.469 (11,91) 84 1.185 (30,10) 1.195 (30,35) 1.150 (29,21) 1.158 (29,41) 0.541 (13,74) 0.569 (14,45) 4040005 / B 03/95 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Falls within JEDEC MS-018 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Interface interface.ti.com Digital Control www.ti.com/digitalcontrol Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security Low Power Wireless www.ti.com/lpw Telephony www.ti.com/telephony Mailing Address: Video & Imaging www.ti.com/video Wireless www.ti.com/wireless Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated