INTEGRATED CIRCUITS DATA SHEET TDA8730 PLL FM demodulator for DBS signals Preliminary specification File under Integrated Circuits, IC02 March 1991 Philips Semiconductors Preliminary specification PLL FM demodulator for DBS signals TDA8730 FEATURES GENERAL DESCRIPTION • Broadband IF amplifier The TDA8730 is a sensitive PLL demodulator for the second IF and direct broadcasting satellite (DBS) receivers. It provides AGC output and threshold adjustment for optimal signal level at the input of the demodulator. • PLL demodulator, consisting of: – a multiplier – a voltage controlled oscillator – a loop amplifier • AGC detector and DC amplifier • LOW impedance video and data output • Power supply voltage stabilizer QUICK REFERENCE DATA SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT VDD supply voltage − 9 − V IDD supply current − 75 − mA VI input voltage level − 70 − dBµV fosc minimum oscillator frequency − 130 − MHz fosc maximum oscillator frequency − 720 − MHz VO video output signal amplitude (peak-to-peak value) − 1.1 − V VAGC AGC output voltage 1.8 − VDD V note 1 Note 1. ∆f = 13.5 MHz (peak-to-peak value) ORDERING AND PACKAGE INFORMATION EXTENDED TYPE NUMBER TDA8730 PACKAGE PINS PIN POSITION MATERIAL CODE 16 DIL plastic SOT38GE(1) Note 1. SOT38-1; 1996 December 4. March 1991 2 Philips Semiconductors Preliminary specification PLL FM demodulator for DBS signals TDA8730 PINNING SYMBOL Fig.1 Pinning diagram. DESCRIPTION AGCO 1 AGC output AGCFC 2 AGC frequency compensation OSCIN1 3 oscillator input 1 GND 4 GND OSCIN2 5 oscillator input 2 GND1 6 ground 1 VDO 7 variable capacitor drive output FI 8 feedback input VO 9 video output GND2 10 ground 2 SDN 11 stabilizer decoupling node VDD 12 supply voltage +9 V RFIN2 13 RF input 2 RFIN1 14 RF input 1 RFGND 15 RF ground AGCTS 16 AGC threshold setting APPLICATIONS Direct broadcasting satellite (DBS) receivers. March 1991 PIN 3 Philips Semiconductors Preliminary specification PLL FM demodulator for DBS signals TDA8730 Fig.2 Block diagram. March 1991 4 Philips Semiconductors Preliminary specification PLL FM demodulator for DBS signals TDA8730 FUNCTIONAL DESCRIPTION LIMITING VALUES The TDA8730 is a PLL FM demodulator intended for use in satellite tuners. It can demodulate frequency deviations ranging from 13.5 MHz(p-p) (DBS services) up to 25 MHz(p-p) (FSS services) and offers a high demodulation linearity. The circuit is optimized for operation at 479.5 MHz (the European IF for satellite tuners) and can handle the various broadcasting standards that are in use (including MAC). Due to the PLL principle, demodulation noise threshold extension is possible. The high sensitivity of the balanced IF input reduces the additional gain, required in the tuner. An on chip AGC circuit delivers a gain control signal for use by the tuner IF amplifier, and a voltage regulator makes the circuit insensitive supply voltage changes. In accordance with the Absolute Maximum System (IEC 134) March 1991 SYMBOL PARAMETER MIN. MAX. UNIT VDD supply voltage −0.3 11 IDD input voltage −0.3 VDD V IO(source) output source current − 10 mA VAGC AGC output voltage − 11 V tsc max short circuit time of outputs 10 − s VAGC(adj) AGC threshold adjustment voltage −0.3 VDD V Tstg storage temperature −55 150 °C Tj junction temperature − 150 °C Tamb operating ambient temperature −25 85 °C V THERMAL RESISTANCE SYMBOL Rth j-a PARAMETER from-junction-to-ambient in free air 5 TYP. 55 MAX. − UNIT K/W Philips Semiconductors Preliminary specification PLL FM demodulator for DBS signals TDA8730 CHARACTERISTICS VDD = 9 V; Tamb = 25 °C; f = 480 MHz; Input level 70 dBµV; measured in circuit of Fig.4 unless otherwise specified. SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX . UNIT Supply VDD supply voltage Vpin 12 to pin 10 or pin15 8.1 9.0 9.9 V IDD supply current Ipin 12; note 1 − 75 90 mA Frequency demodulator fosc minimum oscillator frequency − − 130 − MHz fosc maximum oscillator frequency − − 720 − MHz Vi operating input level pin 13; note 2 − 70 74 dBµV unbalanced; pin 14 decoupled (50 Ω reference) pin 13; note 3 − 0.07 − balanced; 100 Ω reference pin 13 to pin 14 − 0.11 − Kd phase detector constant (level at pin 13 is 70 dBµV) − 0.45 − V/rad. Ko VCO constant − 12 − MHz/V Ao open loop gain of loop amplifier pin 7 to pin 8 − 40 − dB input reflection coefficient S11 S11 f-3 dB open loop bandwidth of loop amplifier − 2.8 − MHz Zin input impedance of feedback input pin 8 − 930 − Ω Zout output impedance of loop amplifier pin 7 − 30 50 Ω le VCO linearity error over ∆f = ±10 MHz note 4 − 1 − % shift of DC level at video output for ∆VDD = ±10% with unmodulated 480 MHz input signal pin 9 − − ±50 mV drift of DC level at video output for Tamb = 25 to 50 °C with unmodulated 480 MHz input signal pin 9 − − +50 mV VVCO VCO capture range ±14 − − MHz Gd differential gain note 5 − − ±4 % φd differential phase note 5 − − ±2 deg. MOD intermodulation note 6 − −70 − dB AGC threshold (IAGC = 0 mA) as a function of voltage applied to pin 16 pin 13 AGC VIAGC − − 67 dBµV Vpin 16 = 9.0 V note 7 73 − − dBµV AGC steepness pin 1; note 8 − 18 − mA/dB AGC output saturation voltage HIGH at I = −0.2 mA Vpin 1 to pin 10 or pin 15 VDD-0.5 − VDD V − 2.3 V Vpin16 = 0.8 V AGC output saturation voltage LOW at I = 0.2 mA March 1991 6 1.8 Philips Semiconductors Preliminary specification PLL FM demodulator for DBS signals SYMBOL TDA8730 PARAMETER CONDITIONS MIN. TYP. MAX . UNIT Video output VO video output signal amplitude (∆f = 13.5 MHz p-p) pin 9 to pin 10 or pin 15 − 1.1 − V VO(DC) DC level of video output pin 9 to pin 10 or pin 15; note 9 3.1 3.5 3.9 V ZO output impedance pin 9 − 30 50 Ω ZL AC load impedance pin 9; note 10 600 − − Ω Voltage regulator Vref reference voltage for Iload ≤ 1 mA pin 11; note 11 − 7 − V Vreg line regulation 8.1 V ≤ VIN ≤ 9.9 V pin 11 − 70 − mV Iload allowable load current pin 11 −1 − 0 mA Notes 1. The supply current is the consumption of the circuit only. The current consumption of this application is given by the addition of the supply current of the circuit plus the current consumption of external components in the application given. In this event (Fig.4) the typical current is 80 mA. 2. The circuit of Fig.4 is designed for an input level of 70 dBµV. The maximum allowable input level for PLL design is 74 dBµV. However, for levels other than 70 dBµV the optimum loop filter values will be different from those given in Fig.4. 3. In the application circuit of Fig.4 the RF input is asymmetrically driven. In order to reduce the influence of oscillator signal coupling to the RF inputs, it is recommended to use a symmetrical drive at both inputs. 4. The linearity is specified as the maximum difference between the slope df/dV at the channel centre frequency (480 MHz) and the slope at 480 MHz ± 10 MHz. 5. Measurements with test signals in accordance with CCIR Rec. 473-3; Fm signal with DBS parameters: pre-and de-emphasis in accordance with CCIR Rec. 405-1, 625 lines PAL TV system. Modulator sensitive 13.5 MHz/V at pre-emphasis cross over frequency 1 V(p-p) video signal at pre-emphasis filter input. 6. For the intermodulation measurement, an FM test signal is applied having the following modulating components: 1.5 MHz reference sinewave with a deviation of 9.45 MHz(p-p), 5.5 and 5.75 MHz sinewaves with deviation 5.6 MHz(p-p) (so 4.5 dB below the reference, see Fig.3). At the demodulator output the 2nd order intermodulation is defined according to Fig.3. The video output is loaded with 500 Ω resistor + DC blocking capacitor. 7. The voltage applied at pin 16 is allowed to be higher than the minimum supply voltage (8.1 V). 8. The voltage at the AGC output (pin 1) decreases when the RF input level at pin 13 increases above the adjusted AGC threshold. 9. The DC level at the video output decreases when the RF input frequency increases. The DC level at the video output (pin 9) is measured with the VCO switched off because when the oscillator is operating, the DC level is dependent on the application (oscillator into the input). 10. The load impedance must have at least the minimum value for a frequency range from DC to the bandwidth of the i.f. filter (usually 27 MHz) since wide-band noise components will also appear at the video output. 11. It is possible to use the regulator output voltage (pin 11). The maximum current allowed is 1 mA. Possible application as voltage reference source for AFC circuit. March 1991 7 Philips Semiconductors Preliminary specification PLL FM demodulator for DBS signals TDA8730 Fig.3 IM2 product. Fig.4 Application information. March 1991 8 Philips Semiconductors Preliminary specification PLL FM demodulator for DBS signals TDA8730 PACKAGE OUTLINE DIP16: plastic dual in-line package; 16 leads (300 mil); long body SOT38-1 ME seating plane D A2 A A1 L c e Z b1 w M (e 1) b MH 9 16 pin 1 index E 1 8 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT A max. A1 min. A2 max. b b1 c D (1) E (1) e e1 L ME MH w Z (1) max. mm 4.7 0.51 3.7 1.40 1.14 0.53 0.38 0.32 0.23 21.8 21.4 6.48 6.20 2.54 7.62 3.9 3.4 8.25 7.80 9.5 8.3 0.254 2.2 inches 0.19 0.020 0.15 0.055 0.045 0.021 0.015 0.013 0.009 0.86 0.84 0.26 0.24 0.10 0.30 0.15 0.13 0.32 0.31 0.37 0.33 0.01 0.087 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. REFERENCES OUTLINE VERSION IEC JEDEC SOT38-1 050G09 MO-001AE March 1991 EIAJ EUROPEAN PROJECTION ISSUE DATE 92-10-02 95-01-19 9 Philips Semiconductors Preliminary specification PLL FM demodulator for DBS signals TDA8730 SOLDERING Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our “IC Package Databook” (order code 9398 652 90011). Soldering by dipping or by wave The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (Tstg max). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. Repairing soldered joints Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds. DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. Product specification This data sheet contains final product specifications. Limiting values Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. March 1991 10