OPA3693

OPA
3695
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
Triple, Ultra-Wideband, Fixed-Gain,
VIDEO BUFFER with Disable
FEATURES
DESCRIPTION
1
•
•
•
•
•
650MHz BANDWIDTH (G = +2)
FIXED GAIN OF ±1 or +2
OUTPUT VOLTAGE SWING: ±4.1V
ULTRA-HIGH SLEW RATE: 2500V/µs
3RD-ORDER INTERCEPT: > 40dBm
(f < 50MHz)
LOW POWER: 130mW/channel
LOW DISABLED POWER: 0.4mW/channel
2
•
•
APPLICATIONS
•
MULTIPLE LINE VIDEO DISTRIBUTION
AMPLIFIER (DA)
PORTABLE INSTRUMENTS
BROADBAND VIDEO LINE DRIVERS
ADC BUFFERS
HIGH-FREQUENCY ACTIVE FILTERS
•
•
•
•
VR
75W
1/3
OPA3693
75W
75W Cable
RG-59
300W
300W
The OPA3693 provides an easy to use, broadband,
triple, fixed-gain buffer amplifier. Depending on the
external connections, the internal resistor network
may be used to provide either a fixed gain of +2
video buffer or a gain of +1 or –1 voltage buffer. The
OPA3693 offers a slew rate (2500V/µs) and
bandwidth (> 800MHz) normally associated with a
much higher supply current. A new output stage
architecture delivers high output current with a
minimal headroom and crossover distortion. This
combination of features makes the OPA3693 an ideal
RGB line driver or single-supply undersampling
analog-to-digital converter (ADC) input driver.
The OPA3693 13mA/channel supply current is
precisely trimmed at +25°C. This trim, along with a
low temperature drift, gives lower system power over
temperature. System power can be further reduced
using the optional disable control pin. Leaving this pin
open, or holding it HIGH, gives normal operation. If
pulled LOW, the OPA3693 supply current drops to
less than 130µA/channel. This power-saving feature,
along with exceptional single +5V operation, make
the OPA3693 ideal for portable applications. The
OPA3693 is available in an SSOP-16 package.
OPA3693 RELATED PRODUCTS
VG
75W
1/3
OPA3693
75W
75W Cable
RG-59
300W
VB
300W
75W
1/3
OPA3693
75W
75W Cable
FEATURE
SINGLES
DUALS
TRIPLES
Voltage
Feedback
OPA690
OPA2690
OPA3690
Current
Feedback
OPA691
OPA2691
OPA3691
Fixed Gain
OPA692
—
OPA3692
Fixed Gain
OPA693
—
—
>900MHz
OPA695
OPA2695
OPA3695
RG-59
300W
300W
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006–2008, Texas Instruments Incorporated
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION (1)
(1)
PRODUCT
PACKAGE
PACKAGE
DESIGNATOR
OPA3693
SSOP-16
DBQ
SPECIFIED
TEMPERATURE
RANGE
PACKAGE
MARKING
–40°C to +85°C
OP3693
ORDERING
NUMBER
TRANSPORT MEDIA,
QUANTITY
OPA3693IDBQ
Rail, 75
OPA3693IDBQR
Tape and Reel, 2500
For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
ABSOLUTE MAXIMUM RATINGS (1)
Power Supply
±6.5VDC
Internal Power Dissipation
See Thermal Analysis
Differential Input Voltage
±1.2V
Input Common-Mode Voltage Range
±VS
Storage Temperature Range
–65°C to +125°C
Lead Temperature (soldering, 10s)
+300°C
Peak
+150°C
Continuous Operation, Long-Term Reliability
+140°C
Maximum Junction
Temperature, TJ
ESD Rating
(1)
Human Body Model (HBM)
1500V
Charge Device Model (CDM)
1000V
Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only, and functional operation of the device at these and any other conditions beyond
those specified is not supported.
Top View
SSOP
OPA3693
300W
300W
-IN A
1
+IN A
2
DIS B
3
CH A
300W
16
DIS A
15
+VS
14
OUT A
13
-VS
12
OUT B
11
+VS
10
OUT C
9
-VS
300W
-IN B
4
+IN B
5
DIS C
6
CH B
300W
300W
2
-IN C
7
+IN C
8
CH C
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
ELECTRICAL CHARACTERISTICS: VS = ±5V
Boldface limits are tested at +25°C.
At G = +2 (–IN grounded) and RL = 100Ω, unless otherwise noted.
OPA3693IDBQ
TYP
PARAMETER
MIN/MAX OVER TEMPERATURE
+25°C (2)
0°C to
+70°C (3)
–40°C to
+85°C (3)
UNITS
MIN/
MAX
TEST
LEVEL
(1)
CONDITIONS
+25°C
G = +1
800
MHz
typ
C
G = +2
650
500
480
470
MHz
min
B
G = –1
650
500
480
470
MHz
min
B
Bandwidth for 0.2dB Gain Flatness
VO = 1.0VPP
320
120
110
105
MHz
min
B
Peaking at a Gain of +1
VO = 1.0VPP
3
4.3
5.3
5.7
dB
max
B
Large-Signal Bandwidth
VO = 4VPP
380
MHz
typ
C
AC PERFORMANCE
Small-Signal Bandwidth (VO = 1.0VPP)
Slew Rate
Rise-and-Fall Time
VO = 4V Step
2500
2200
2100
2000
V/µs
min
B
VO = 0.5V Step
0.6
0.8
0.8
0.9
ns
max
B
VO = 5V Step
1.2
1.3
1.3
1.4
ns
max
B
VO = 2V Step
16
ns
typ
C
VO = 2V Step
12
ns
typ
C
Settling Time to 0.02%
Settling Time to 0.1%
Harmonic Distortion
f = 10MHz, VO = 2VPP
2nd-Harmonic
RL = 100Ω
–75
–66
–65
–64
dBc
max
B
RL ≥ 500Ω
–80
–78
–77
–76
dBc
max
B
RL = 100Ω
–78
–75
–65
–64
dBc
max
B
RL ≥ 500Ω
–84
–80
–79
–76
dBc
max
B
Input Voltage Noise
f > 1MHz
1.8
2
2.7
2.9
nV/√Hz
max
B
Noninverting Input Current Noise
f > 1MHz
18
19
21
22
pA/√Hz
max
B
Inverting Input Current Noise (internal)
f > 1MHz
22
24
26
27
pA/√Hz
max
B
NTSC, RL = 150Ω
0.03
%
typ
C
NTSC, RL = 37.5Ω
0.03
%
typ
C
NTSC, RL = 150Ω
0.01
deg
typ
C
NTSC, RL = 37.5Ω
0.1
deg
typ
C
f = 10MHz
–65
dBc
typ
C
G = +1
±0.7
%
typ
C
G = +2
±0.6
±1.0
1.1
1.2
%
max
A
G = –1, Rs = 0Ω
±0.5
±0.9
1.0
1.1
%
max
B
Maximum
300
341
345
347
Ω
max
A
Minimum
300
264
260
258
Ω
min
A
±0.6
±3.5
±3.7
±4.0
mV
max
A
±8
±8
µV/°C
max
B
±43
±45
µA
max
A
170
170
nA/°C
max
B
±52
±54
µA
max
A
50
60
nA/°C
max
B
3rd-Harmonic
Differential Gain
Differential Phase
Crosstalk (2 channels driven)
DC PERFORMANCE (4)
Gain Error
Internal RF and RG
Input Offset Voltage
VCM = 0V
Average Offset Voltage Drift
VCM = 0V
Noninverting Input Bias Current
VCM = 0V
Average Noninverting Input Bias Current Drift
VCM = 0V
Inverting Input Bias Current (internal)
VCM = 0V
Average Inverting Input Bias Current Drift
VCM = 0V
(1)
(2)
(3)
(4)
+15
±20
±35
±50
Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization
and simulation. (C) Typical value only for information.
Junction temperature = ambient for +25°C specifications.
Junction temperature = ambient at low temperature limits; junction temperature = ambient +27°C at high temperature limit for over
temperature specifications.
Current is considered positive out of pin.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
3
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
ELECTRICAL CHARACTERISTICS: VS = ±5V (continued)
Boldface limits are tested at +25°C.
At G = +2 (–IN grounded) and RL = 100Ω, unless otherwise noted.
OPA3693IDBQ
TYP
PARAMETER
CONDITIONS
MIN/MAX OVER TEMPERATURE
+25°C
+25°C (2)
0°C to
+70°C (3)
±3.4
±3.3
±3.2
–40°C to
+85°C (3)
±3.2
UNITS
MIN/
MAX
TEST
LEVEL
(1)
INPUT
Common-Mode Input Voltage Range (CMIR)
Noninverting Input Impedance
300 || 1.2
V
min
B
kΩ || pF
typ
C
OUTPUT
Voltage Output Swing
No Load
±4.1
±3.9
±3.9
±3.8
V
min
A
100Ω Load
±3.8
±3.7
±3.7
±3.7
V
min
A
VO = 0
±100
±85
±80
±70
mA
min
A
G = +2, f = 100kHz
0.18
Ω
typ
C
VDIS = 0, All Channels
–390
µA
typ
A
VIN = ±0.25VDC
1
µs
typ
C
Enable Time
VIN = ±0.25VDC
25
ns
typ
C
Off Isolation
G = +2, 10MHz
70
dB
typ
C
4
pF
typ
C
Current Output: Sinking, Sourcing
Closed-Loop Output Impedance
DISABLE (Disabled LOW)
Power-Down Supply Current (+VS)
Disable Time
Output Capacitance in Disable
–600
–650
–665
Turn-On Glitch
G = +2, VIN = 0
±100
mV
typ
C
Turn-Off Glitch
G = +2, VIN = 0
±20
mV
typ
C
Enable Voltage
3.3
3.5
3.6
3.7
V
min
A
Disable Voltage
1.8
1.7
1.6
1.5
V
max
A
75
130
143
149
µA
max
A
V
typ
C
Control Pin Input Bias Current (DIS)
VDIS = 0, Each Channel
POWER SUPPLY
Specified Operating Voltage
±5
Minimum Operating Voltage
±1.75
±1.8
±1.9
V
min
B
Maximum Operating Voltage
±6
±6
±6
V
max
A
Maximum Quiescent Current
VS = ±5V
39
41
42.2
43.5
mA
max
A
Minimum Quiescent Current
VS = ±5V
39
37.5
34.8
33
mA
min
A
Input-Referred, f < 100kHz
62
52
50
49
dB
typ
A
–40 to +85
°C
typ
C
80
°C/W
typ
C
Power-Supply Rejection Ratio (–PSRR)
TEMPERATURE RANGE
Specification: IDBQ
Thermal Resistance, θJA
DBQ
4
SSOP-16
Junction-to-Ambient
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
ELECTRICAL CHARACTERISTICS: VS = +5V
Boldface limits are tested at +25°C.
At G = +2 (–IN grounded) and RL = 100Ω to VS/2, unless otherwise noted.
OPA3693IDBQ
TYP
PARAMETER
MIN/MAX OVER TEMPERATURE
+25°C (2)
0°C to
+70°C (3)
–40°C to
+85°C (3)
400
390
380
UNITS
MIN/
MAX
TEST
LEVEL
(1)
CONDITIONS
+25°C
G = +1
600
G = +2
500
G = –1
450
Bandwidth for 0.2dB Gain Flatness
VO < 0.5VPP
280
110
100
96
MHz
min
Peaking at a Gain of +1
VO < 0.5VPP
2.2
2.9
3.9
4.2
dB
max
B
Large-Signal Bandwidth
VO = 2VPP
425
MHz
typ
C
AC PERFORMANCE (see Figure 29)
Small-Signal Bandwidth (VO = 0.5VPP)
Slew Rate
Rise-and-Fall Time
MHz
typ
MHz
min
C
B
C
1200
1100
1000
B
2V Step
1500
V/µs
min
B
VO = 0.5V Step
0.8
ns
typ
C
VO = 2V Step
1.0
ns
typ
C
Settling Time to 0.02%
VO = 2V Step
16
ns
typ
C
Settling Time to 0.1%
VO = 2V Step
12
ns
typ
C
Harmonic Distortion
2nd-Harmonic
f = 10MHz, VO = 2VPP
RL = 100Ω to VS/2
–72
–62
–62
–61
dBc
max
B
RL ≥ 500Ω to VS/2
–73
–67
–66
–66
dBc
max
B
RL = 100Ω to VS/2
–67
–62
–61
–60
dBc
max
B
RL ≥ 500Ω to VS/2
–67
–62
–61
–60
dBc
max
B
Input Voltage Noise
f > 1MHz
1.8
2
2.7
2.9
nV/√Hz
max
B
Noninverting Input Current Noise
f > 1MHz
18
19
21
22
pA/√Hz
max
B
Inverting Input Current Noise (internal)
f > 1MHz
22
24
26
27
pA/√Hz
max
B
G = +1
±0.8
%
typ
C
G = +2
±0.6
± 1.2
±1.3
±1.4
%
max
A
G = –1, Rs = 0Ω
±0.5
±1.1
±1.2
±1.3
%
max
B
Maximum
300
341
345
347
Ω
max
A
Minimum
300
264
260
258
Ω
min
A
±0.6
±3.5
±4.0
±4.2
mV
max
A
±12
±12
µV/°C
max
B
±33
±35
µA
max
A
±170
±170
nA/°C
max
B
±52
±54
µA
max
A
±50
±60
nA/°C
max
B
3rd-Harmonic
DC PERFORMANCE (4)
Gain Error
Internal RF and RG
Input Offset Voltage
VCM = VS/2
Average Offset Voltage Drift
VCM = VS/2
Noninverting Input Bias Current
VCM = VS/2
Average Noninverting Input Bias Current Drift
VCM = VS/2
Inverting Input Bias Current (internal)
VCM = VS/2
Average Inverting Input Bias Current Drift
VCM = VS/2
(1)
(2)
(3)
(4)
±5
±20
±25
±50
Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization
and simulation. (C) Typical value only for information.
Junction temperature = ambient for +25°C specifications.
Junction temperature = ambient at low temperature limits; junction temperature = ambient +14°C at high temperature limit for over
temperature specifications.
Current is considered positive out of pin.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
5
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
ELECTRICAL CHARACTERISTICS: VS = +5V (continued)
Boldface limits are tested at +25°C.
At G = +2 (–IN grounded) and RL = 100Ω to VS/2, unless otherwise noted.
OPA3693IDBQ
TYP
MIN/MAX OVER TEMPERATURE
+25°C
+25°C (2)
Least Positive Input Voltage
1.6
1.7
1.8
1.8
V
max
Most Positive Input Voltage
3.4
3.3
3.2
3.2
V
min
B
kΩ || pF
typ
C
PARAMETER
CONDITIONS
–40°C to
+85°C (3)
UNITS
MIN/
MAX
TEST
LEVEL
0°C to
+70°C (3)
(1)
INPUT
Noninverting Input Impedance
300 || 1.2
B
OUTPUT
Most Positive Output Voltage
No Load
4.2
4.0
V
min
A
RL = 100Ω Load to VS/2
4.0
3.9
V
min
A
No Load
0.8
1.0
V
max
A
RL = 100Ω Load to VS/2
1.0
1.1
V
max
A
Current Output Sourcing, Sinking
VO = VS/2
±100
±85
mA
min
A
Closed-Loop Output Impedance
G = +2, f = 100kHz
0.18
Ω
typ
C
VDIS = 0, All Channels
–400
Least Positive Output Voltage
±80
±70
DISABLE (Disabled LOW)
µA
typ
C
Disable Time
1
µs
typ
C
Enable Time
25
ns
typ
C
70
dB
typ
C
4
pF
typ
C
Power-Down Supply Current (+VS)
Off Isolation
G = +2, 10MHz
Output Capacitance in Disable
–550
-600
-625
Turn-On Glitch
G = +2, VIN = VS/2
±100
mV
typ
C
Turn-Off Glitch
G = +2, VIN = VS/2
±20
mV
typ
C
Enable Voltage
3.3
3.5
3.6
3.7
V
min
B
Disable Voltage
1.8
1.7
1.6
1.5
V
max
B
75
130
143
149
µA
typ
C
V
typ
C
Minimum Operating Voltage
+3.5
+3.6
+3.8
V
min
B
Maximum Single-Supply Operating Voltage
+12
+12
+12
V
max
A
A
Control Pin Input Bias Current (DIS)
VDIS = 0, Each Channel
POWER SUPPLY
Specified Single-Supply Operating Voltage
5
Maximum Quiescent Current
VS = +5V
34.5
36.5
38
39.2
mA
max
Minimum Quiescent Current
VS = +5V
34.5
32
28.1
27.2
mA
min
A
Input-Referred
53
dB
typ
C
–40 to +85
°C
typ
C
80
°C/W
typ
C
Power-Supply Rejection Ratio (+PSRR)
TEMPERATURE RANGE
Specification: IDBQ
Thermal Resistance, θJA
DBQ
6
SSOP-16
Junction-to-Ambient
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
TYPICAL CHARACTERISTICS: ±5V
At G = +2 (–IN grounded) and RL = 100Ω, unless otherwise noted.
NONINVERTING SMALL-SIGNAL
FREQUENCY RESPONSE
NONINVERTING LARGE-SIGNAL
FREQUENCY RESPONSE
3
8
G = +1V/V
7
1
6
G = +2V/V
VO = 2VPP
0
5
Gain (dB)
Normalized Gain (dB)
2
-1
-2
G = -1V/V
4
-3
2
-4
1
-5
0
-6
10M
VO = 1VPP
3
VO = 7VPP
VO = 4VPP
-1
100M
1G
0
100
200
Frequency (Hz)
FREQUENCY RESPONSE FLATNESS vs LOAD
600
700
800
DEVIATION FROM LINEAR PHASE
RL = 150W
RL = 75W
0
RL = 100W
-0.1
RL = 200W
-0.2
-0.3
-0.4
Deviation from Linear Phase (°)
1.00
0.1
Normalized Gain (dB)
500
Figure 2.
0.2
RL = 100W
0.75
G = +1
0.50
G = -1
0.25
0
-0.25
G = +2
-0.50
-0.75
-1.00
0
100
200
300
400
500
0
50
100
Frequency (MHz)
Frequency (MHz)
Figure 3.
Figure 4.
GAIN OF +2 PULSE RESPONSE
150
200
GAIN OF +1 PULSE RESPONSE
3
3
Large Signal
Large Signal
2
2
Small Signal
0
-1
-2
Output Voltage (V)
Output Voltage (V)
400
Frequency (MHz)
Figure 1.
1
300
1
Small Signal
0
-1
-2
-3
-3
Time (20ns/div)
Time (20ns/div)
Figure 5.
Figure 6.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
7
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
TYPICAL CHARACTERISTICS: ±5V (continued)
At G = +2 (–IN grounded) and RL = 100Ω, unless otherwise noted.
10MHz HARMONIC DISTORTION vs
LOAD RESISTANCE
-60
G = +2V/V
VO = 2VPP
-65
Harmonic Distortion (dBc)
Harmonic Distortion (dBc)
-60
10MHz HARMONIC DISTORTION vs
SUPPLY VOLTAGE
-70
2nd-Harmonic
-75
-80
3rd-Harmonic
G = +2V/V
VO = 2VPP
-65
2nd-Harmonic
-70
-75
3rd-Harmonic
-80
-85
-90
-85
50
100
2.5
500
4.0
G = +2V/V
RL = 100W
-65
2nd-Harmonic
-80
3rd-Harmonic
-90
G = +2V/V
RL = 100W
VO = 2VPP
-70
2nd-Harmonic
-75
-80
3rd-Harmonic
-85
-90
-100
0.5
1
5
0.5
1
Output Voltage (VPP)
10
Figure 10.
G = +1 HARMONIC DISTORTION vs FREQUENCY
G = –1 HARMONIC DISTORTION vs FREQUENCY
-65
G = +1V/V
RL = 100W
VO = 2VPP
Harmonic Distortion (dBc)
Harmonic Distortion (dBc)
50
Frequency (MHz)
Figure 9.
2nd-Harmonic
-65
-70
-75
3rd-Harmonic
-80
-85
-90
-70
G = -1V/V
RL = 100W
VO = 2VPP
2nd-Harmonic
-75
3rd-Harmonic
-80
-85
-90
-95
-95
-100
-100
0.1
1
10
50
0.1
1
10
50
Frequency (MHz)
Frequency (MHz)
Figure 11.
8
6.0
-95
-100
-60
5.5
G = +2 HARMONIC DISTORTION vs FREQUENCY
-60
-70
-55
5.0
Figure 8.
-60
-50
4.5
Figure 7.
Harmonic Distortion (dBc)
Harmonic Distortion (dBc)
-50
3.5
Supply Voltage (±V)
10MHz HARMONIC DISTORTION vs
OUTPUT VOLTAGE
-40
3.0
Load Resistance (W)
Figure 12.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
TYPICAL CHARACTERISTICS: ±5V (continued)
At G = +2 (–IN grounded) and RL = 100Ω, unless otherwise noted.
2-TONE, 3RD-ORDER INTERMODULATION INTERCEPT
INPUT VOLTAGE vs CURRENT NOISE DENSITY
100
60
1/3
OPA3693
50W
PO
500W
Voltage Noise (nV/ÖHz)
Intercept Point (+dBm)
50
300W
45
300W
40
35
RL = 500W
30
PI
25
50W
1/3
OPA3693
50W
PO
50W
300W
20
Inverting Current Noise (internal)
22pA/ÖHz
Noninverting Current Noise
Voltage Noise
1.8nV/ÖHz
1
10
0
50
100
150
200
250
100
1k
10k
Frequency (MHz)
100k
1M
10M
Frequency (MHz)
Figure 13.
Figure 14.
RECOMMENDED RS vs CAPACITIVE LOAD
SMALL-SIGNAL FREQUENCY RESPONSE vs
CAPACITIVE LOAD
9
60
G = +2
Optimized RS
Gain to Capacitive Load (dB)
G = +2
< 0.5dB Peaking
50
40
RS (W)
17.8pA/ÖHz
10
RL = 100W
300W
15
Current Noise (pA/ÖHz)
PI
55
30
VIN
RS
1/3
OPA3693
20
VO
50W
300W
CL
1kW
10
300W
6
3
CL = 100pF
CL = 10pF
0
CL = 50pF
CL = 20pF
-3
-6
1kW is optional
-9
0
1
10
10
100
100
Frequency (MHz)
Capacitive Load (pF)
Figure 15.
Figure 16.
SETTLING TIME
DISABLED FEEDTHROUGH vs FREQUENCY
20
-20
G = +2
RL = 100W
2V ® 0V
Output Step
10
G = +2
RL = 100W
VDIS = 0V
-30
-40
Forward and Reverse
5
Gain (dB)
Input/Output (5mV/div)
15
Input
0
-5
1000
Output
-10
-50
-60
-70
-80
-15
See Figure 36
-20
-90
See Figure 42
-100
0
2
4
6
8 10 12
Time (2ns/div)
14
16
18
20
10
Figure 17.
100
Frequency (MHz)
1000
Figure 18.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
9
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
TYPICAL CHARACTERISTICS: ±5V (continued)
At G = +2 (–IN grounded) and RL = 100Ω, unless otherwise noted.
PSRR vs FREQUENCY
CLOSED-LOOP OUTPUT IMPEDANCE
10
-PSRR
+5V
60
+PSRR
55
Output Impedance (W)
Power-Supply Rejection Ratio (dB)
65
50
45
40
35
30
50W
1/3
OPA3693
ZO
-5V 300W
1
300W
25
0.1
20
1k
10k
100k
1M
10M
100M
10k
100k
1M
Frequency (Hz)
Frequency (Hz)
Figure 19.
Figure 20.
OUTPUT VOLTAGE AND CURRENT LIMITATIONS
10M
100M
SUPPLY AND OUTPUT CURRENT vs TEMPERATURE
44
5
1W Internal Power Boundary
Single-Channel
4
140
Supply Current
Left Scale
42
135
VO (V)
50W Load Line
1
20W Load Line
0
-1
-2
1W Internal
Power Boundary
Single-Channel
-3
-4
-5
-250 -200 -150 -100 -50
0
50
IO (mA)
40
Sourcing Output Current
Right Scale
38
125
36
34
115
32
110
150
200 250
105
-50
-25
0
25
50
75
100
125
Temperature (°C)
Figure 21.
Figure 22.
NONINVERTING OVERDRIVE RECOVERY
INVERTING OVERDRIVE RECOVERY
6
4
120
Sinking Output Current
Right Scale
30
100
130
Output Current (mA)
100W Load Line
2
Supply Current (mA)
3
6
G = +2
RL = 100W
4
G = -1
RL = 100W
Input/Output (V)
Input/Output (V)
Output
2
Input
0
-2
-4
2
Output
Input
0
-2
-4
See Figure 42
-6
10
See Figure 44
-6
Time (50ns/div)
Time (50ns/div)
Figure 23.
Figure 24.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
TYPICAL CHARACTERISTICS: ±5V (continued)
At G = +2 (–IN grounded) and RL = 100Ω, unless otherwise noted.
COMMON-MODE INPUT AND OUTPUT SWING vs
SUPPLY VOLTAGE
TYPICAL DC DRIFT OVER TEMPERATURE
1.0
16
6
8
0
0
VIO
-0.5
-8
IB- (internal)
Input/Output Range (±V)
5
0.5
Input Bias Currents (mA)
Input Offset Voltage (mV)
IB+
4
Output
3
Input
2
1
-1.0
-16
-50
-25
0
25
50
75
100
0
125
2.0
2.5
3.0
Ambient Temperature (°C)
4.0
4.5
5.0
5.5
6.0
6.5
Supply Voltages (±V)
Figure 25.
Figure 26.
COMPOSITE VIDEO dG/dP
LARGE-SIGNAL DISABLE/ENABLE RESPONSE
7
0.12
+5V
No Pull-Down
With 1.0k Pull-Down
Video Loads
5
1/3
OPA3693
75W
0.08
dP
Optional
1.0kW
Pull-Down
0.04
0.02
VDIS
4
dP
-5V
0.06
6
DIS
Video In
VDIS/VOUT (V)
0.10
dG/dP (%/°)
3.5
3
2
VOUT
1
dG
0
dG
-1
-2
G = +2
VIN = 1VDC
RL = 100W
See Figure 36
-3
0
1
2
3
Time (500ns/div)
4
Number of 150W Loads
Figure 27.
Figure 28.
OUTPUT RETURN LOSS vs FREQUENCY (S22)
0
-10
-10
G = -1
See Figure 44
-20
Return Loss (dB)
Return Loss (dB)
INPUT RETURN LOSS vs FREQUENCY (S11)
0
-30
-40
G = +2
See Figure 42
-50
G = +2
See Figure 42
-20
without Trim Capacitor
-30
-40
-50
with Trim Capacitor
-60
-70
10M
-60
100M
1G
-70
10M
100M
Frequency (Hz)
Frequency (Hz)
Figure 29.
Figure 30.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
1G
11
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
TYPICAL CHARACTERISTICS: ±5V (continued)
At G = +2 (–IN grounded) and RL = 100Ω, unless otherwise noted.
ALL HOSTILE CROSSTALK
-40
Input-Referred
Crosstalk (dB)
-50
-60
-70
-80
-90
0
1
10
100
Frequency (MHz)
Figure 31.
12
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
TYPICAL CHARACTERISTICS: +5V
At G = +2V/V (–IN grounded) and RL = 100Ω to VS/2, unless otherwise noted.
NONINVERTING SMALL-SIGNAL
FREQUENCY RESPONSE
LARGE-SIGNAL FREQUENCY RESPONSE
3
VO = 1VPP
G = +1V/V
2
0
Gain (dB)
Normalized Gain (dB)
G = +2V/V
1
-1
G = -1V/V
-2
-3
-4
-5
-6
1M
10M
100M
8
7
6
5
4
3
2
1
0
-1
-2
-3
-4
-5
-6
VO = 3VPP
VO = 2VPP
G = +2V/V
RL = 100W
0
1G
100 200 300 400 500 600 700 800 900 1000
Frequency (MHz)
Frequency (Hz)
Figure 32.
Figure 33.
FREQUENCY RESPONSE FLATNESS vs LOAD
SMALL-SIGNAL BANDWIDTH vs
SINGLE-SUPPLY VOLTAGE
0.2
700
RL = 75W
RL = 100W
0.1
G = +2V/V
VO = 0.5VPP
RL = 100W
650
RL = 200W
Bandwidth (MHz)
Normalized Gain (dB)
VO = 1VPP
0
-0.1
RL = 150W
-0.2
600
550
500
450
-0.3
G = +2V/V
400
-0.4
0
100
200
4
300
6
7
8
9
Single-Supply Voltage (V)
Figure 34.
Figure 35.
GAIN OF +2 PULSE RESPONSE
10
11
12
GAIN OF +1 PULSE RESPONSE
4.0
4.0
Large Signal
Large Signal
3.5
3.5
Small Signal
3.0
2.5
2.0
1.5
Output Voltage (V)
Output Voltage (V)
5
Frequency (MHz)
Small Signal
3.0
2.5
2.0
1.5
1.0
1.0
Time (2ns/div)
Time (2ns/div)
Figure 36.
Figure 37.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
13
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
TYPICAL CHARACTERISTICS: +5V (continued)
At G = +2V/V (–IN grounded) and RL = 100Ω to VS/2, unless otherwise noted.
HARMONIC DISTORTION vs FREQUENCY (G = +2)
G = +2V/V
RL = 100W
VO = 2VPP
-60
Harmonic Distortion (dBc)
Harmonic Distortion (dBc)
HARMONIC DISTORTION vs OUTPUT VOLTAGE
0
-55
3rd-Harmonic
-65
-70
2nd-Harmonic
-75
-80
G = +2V/V
RL = 100W
f = 10MHz
-20
-40
-60
2nd-Harmonic
-80
3rd-Harmonic
-100
-120
-85
0.5
1
10
0.1
50
1
Figure 38.
Figure 39.
HARMONIC DISTORTION vs LOAD RESISTANCE
2-TONE, 3RD-ORDER INTERMODULATION INTERCEPT
50
G = +2V/V
f = 10MHz
PI
45
-60
Intercept Point (+dBm)
Harmonic Distortion (dBc)
-55
-65
3rd-Harmonic
-70
2nd-Harmonic
50W
RL = 500W
1/3
OPA3693
PO
500W
40
300W
35
300W
30
PI
25
50W
1/3
OPA3693
50W
PO
50W
-75
300W
20
300W
RL = 100W
15
-80
50
14
10
Output Voltage (VPP)
Frequency (MHz)
100
500
0
50
100
150
200
Load Resistance (W)
Frequency (MHz)
Figure 40.
Figure 41.
Submit Documentation Feedback
250
300
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
APPLICATION INFORMATION
WIDEBAND BUFFER OPERATION
The OPA3693 gives the exceptional ac performance
of a wideband current-feedback op amp with a highly
linear output stage. It features internal RF and RG
resistors, making it a simple matter to select a gain of
+2V/V, +1V/V, or –1V/V with no external resistors.
Requiring only 13mA/ch supply current, the OPA3693
output swings to within 1V of either supply with >
650MHz small-signal bandwidth and > 250MHz
delivering 7VPP into a 100Ω load. This low output
headroom in a very high-speed amplifier gives
remarkable single +5V operation. The OPA3693
delivers 2VPP swing with > 400MHz bandwidth
operating on a single +5V supply. The primary
advantage of a current-feedback fixed-gain video
buffer (as opposed to a slew-enhanced, low-gain,
stable voltage-feedback implementation) is a higher
slew rate with lower quiescent power and output
noise.
Figure 42 shows the dc-coupled, gain of +2V/V, dual
power-supply circuit configuration used as the basis
for the ±5V Electrical Characteristics table and
Typical Characteristics curves. For test purposes, the
input impedance is set to 50Ω with a resistor to
ground and the output impedance is set to 50Ω with a
series output resistor. Voltage swings reported in the
specifications are taken directly at the input and
output pins while load powers (dBm) are defined at a
matched 50Ω load. For the circuit of Figure 42, the
total effective load is 100Ω || 600Ω = 85.7Ω. The
disable control line (DIS) is typically left open to
ensure normal amplifier operation. In addition to the
usual power-supply decoupling capacitors to ground,
a 0.01µF capacitor can be included between the two
power-supply pins. This optional added capacitor
typically improves the 2nd-harmonic distortion
performance by 3dB to 6dB.
Figure 43 shows the DC-coupled, gain of +1V/V
buffer configuration used as a starting point for the
gain of +5V Typical Characteristic curves. In this
case, the inverting input resistor, RG, is left open
giving a very broadband gain of +1V/V performance.
While the test circuit shows a 50Ω input resistor, a
buffer application is typically transforming from a
source that cannot drive a heavy load to a 100Ω load,
such as shown in Figure 43. The noninverting input
impedance of the OPA3693 is typically 100kΩ || 2pF.
Driving directly into the noninverting input provides
this very light load to the source. However, the source
must provide the noninverting input bias current
required by the input stage to operate. An alternative
approach to a gain of +1 buffer is described in the
Wideband Unity-Gain Buffer section of this data
sheet.
+5V
+
0.1mF
6.8mF
50W Source
DIS
VI
50W
1/3
OPA3693
50W
VO
50W Load
RF
300W
RG
300W
0.1mF
+
6.8mF
-5V
Figure 42. DC-Coupled, G = +2, Bipolar-Supply,
Specification and Test Circuit
+5V
+
0.1mF
6.8mF
50W Source
DIS
VI
1/3
OPA3693
50W
50W
VO
50W Load
RF
300W
RG
300W
0.1mF
+
6.8mF
Open
-5V
Figure 43. DC-Coupled, G = +1V/V,
Bipolar-Supply, Specification and Test Circuit
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
15
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
Figure 44 shows the DC-coupled, gain of –1V/V
buffer configuration used as a starting point for the
gain of –1V/V Typical Characteristic curves. The input
impedance is set to 50Ω using the parallel
combination of an external 60.4Ω resistor and the
internal 300Ω RG resistor. The noninverting input is
tied directly to ground. Since the internal design for
the OPA3693 is current-feedback, trying to get
improved dc accuracy by including a resistor on the
noninverting input to ground is ineffective. Using a
direct short to ground on the noninverting input
reduces both the contribution of the dc bias current
and noise current to the output error. While the
external 60.4Ω is used here to match to the 50Ω
source from the test equipment, the maximum input
impedance in this configuration is limited to the 300Ω
RG resistor even with the RM resistor removed. Unlike
the noninverting unity gain buffer application,
removing RM does not strongly impact the dc
operating point because the short on the noninverting
input of Figure 44 provides the dc operating voltage.
This application of the OPA3693 provides a very
broadband, high-output, signal inverter.
+5V
+
0.1mF
6.8mF
DIS
VO
1/3
OPA3693
50W
in the single +5V Typical Characteristic curves, the
OPA3693 provides > 300MHz bandwidth driving a
3VPP swing into a 100Ω load. The key requirement of
broadband single-supply operation is to maintain
input and output signal swings within the useable
voltage ranges at both the input and the output.
The circuit of Figure 45 shows the AC-coupled, gain
of +2V/V, video buffer circuit used as the basis for the
Electrical
Characteristics
table
and
Typical
Characteristics curves. The circuit of Figure 45
establishes an input midpoint bias using a simple
resistive divider from the +5V supply (two 604Ω
resistors). The input signal is then AC-coupled into
this midpoint voltage bias. The input voltage can
swing to within 1.6V of either supply pin, giving a
1.8VPP input signal range centered between the
supply pins. The input impedance matching resistor
(60.4Ω) used for testing is adjusted to give a 50Ω
input match when the parallel combination of the
biasing divider network is included. The gain resistor
(RG) is AC-coupled, giving the circuit a dc gain of
+1V/V, which puts the input dc bias voltage (2.5V) on
the output as well. Again, on a single +5V supply, the
output voltage can swing to within 1V of either supply
pin while delivering more than 85mA output current. A
demanding 100Ω load to a midpoint bias is used in
this characterization circuit. The new output stage
used in the OPA3693 can deliver large bipolar output
current into this midpoint load with minimal crossover
distortion, as illustrated by the +5V supply,
3rd-harmonic distortion plots.
+VS
50W Load
50W Source
RG
300W
RF
300W
+
0.1mF
50W Source
1000pF
RM
60.4W
6.8mF
604W
VI
DIS
VI
0.1mF
+
6.8mF
60.4W
1/3
OPA3693
604W
-5V
VO
100W
VS/2
RF
300W
Figure 44. DC-Coupled, G = –1V/V, Bipolar-Supply
Specification and Test Circuit
RG
300W
SINGLE-SUPPLY OPERATION
The OPA3693 may be used over a single-supply
range of +3.5V to +12V. Though not a rail-to-rail
output design, the OPA3693 requires minimal input
and output voltage headroom compared to other
very-wideband video buffer amplifiers. As illustrated
16
+5V
1000pF
Figure 45. AC-Coupled, G = +2V/V, Single-Supply
Specification and Test Circuit
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
While the circuit of Figure 45 shows +5V
single-supply operation, this same circuit may be
used for single supplies ranging as high as +12V
nominal. The noninverting input bias resistors are
relatively low in Figure 45 to minimize output dc offset
as a result of noninverting input bias current. At
higher signal-supply voltage, these resistors should
be increased to limit the added supply current drawn
through this path.
The input impedance is still set by RM as the
apparent impedance looking into RG is very high. RM
may be increased to show a higher input impedance,
but larger values begin to impact dc output offset
voltage.
+5V
DIS
Figure 46 shows the AC-coupled, G = +1V/V,
single-supply specification and test circuit. In this
case, the gain setting resistor, RG, is simply left open
to get a gain of +1V for ac signals. Once again, the
noninverting input is dc biased at midsupply, putting
that same VS/2 at the output pin. The signal is
AC-coupled into this midpoint with an added
termination resistor on the source side of the blocking
capacitor.
VS
1/3
OPA3693
RG
300W
VO
RO
50W
RF
300W
VI
RM
50W
-5V
+5V
Figure 47. Improved Unity-Gain Buffer
+
0.1mF
50W Source
1000pF
6.8mF
604W
DIS
VI
60.4W
1/3
OPA3693
604W
VO
100W
VS/2
RF
300W
This circuit creates an additional input offset voltage
as the difference in the two input bias currents times
the impedance to ground at VI. Figure 48 shows a
comparison of small-signal frequency response for
the unity-gain buffer of Figure 43 compared to the
improved approach shown in Figure 47.
2
G = +1, Figure 43
RG
300W
Open
Figure 46. AC-Coupled, G = +1V/V, Single-Supply
Specification and Test Circuit
WIDEBAND UNITY-GAIN BUFFER WITH
IMPROVED FLATNESS
As shown in the Typical Characteristic curves, the
unity-gain buffer configuration of Figure 43 illustrates
a peaking in the frequency response exceeding 2dB.
This configuration gives the slight amount of
overshoot and ringing apparent in the gain of +1V/V
pulse response curves. A similar circuit that holds a
flatter frequency response, giving improved pulse
fidelity, is shown in Figure 47. This circuit removes
the peaking by bootstrapping out any parasitic effects
on RG.
Normalized Gain (dB)
1
0
-1
G = +1, Figure 47
-2
-3
-4
-5
-6
10
100
1000
Frequency (MHz)
Figure 48. Buffer Frequency Response
Comparison
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
17
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
HIGH-FREQUENCY ACTIVE FILTERS
The extremely wide bandwidth of the OPA3693
allows a wide range of active filter topologies to be
implemented with minimal amplifier bandwidth
interaction in the filter shape. Sallen-Key filters, for
example, using either a gain of +1V/V or gain of
+2V/V amplifier, may be easily implemented with no
external gain setting elements. In general, given a
desired filter ωO, the amplifier should have at least
20X that ωO to minimize filter interaction with the
amplifier frequency response. Figure 49 illustrates an
example gain of +2 line driver using the OPA3693
that incorporates a 40MHz low-pass Butterworth
response with just a few external components. The
filter resistor values have been adjusted slightly here
from an ideal filter analysis to account for parasitic
effects.
22pF
100W
9
6
3
0
Gain (dB)
+5V
This type of filter depends on a low output impedance
from the amplifier through very high frequencies to
continue to provide an increasing attenuation with
frequency. As the amplifier output impedance rises
with frequency, any input signal or noise starts to
feed directly through to the output via the feedback
capacitor. Because the OPA3693 used in Figure 49
has a 650MHz bandwidth, the active filter continues
to rolloff through frequencies exceeding 200MHz.
Figure 50 shows the frequency response for the filter
of Figure 49, where the desired 40MHz cutoff is
achieved and a 40dB/dec roll-off is held through very
high frequencies.
226W
VI
-3
-6
-9
-12
-15
22pF
0W
Source
1/3
OPA3693
50W
-18
VO
50W
RF
300W
-21
-24
1
10
100
1000
Frequency (MHz)
RG
300W
Figure 50. 40MHz Low-Pass Active Filter
Response
-5V
Figure 49. Line Driver with 40MHz Low-Pass
Active Filter
18
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
HIGH-SPEED INSTRUMENTATION
AMPLIFIER
9
6
3
Gain (dB)
Figure 51 shows an instrumentation amplifier based
on the OPA3693. The offset matching between inputs
makes this configuration an attractive input stage for
this application. The differential-to-single-ended gain
for this circuit is 2V/V. The inputs are
high-impedance, with only 1.2pF to ground at each
input. The loads on the OPA3693 outputs are equal
for the best harmonic distortion possible.
0
-3
-6
-9
20log
VOUT
|V1 - V2|
-12
-15
V1
1/3
OPA3693
300W
300W
300W
300W
150W
1
150W
10M
100M
1G
Frequency (Hz)
Figure 52. High-Speed Instrumentation Amplifier
Response
1/3
OPA3693
VOUT
MULTIPLEXED CONVERTER DRIVER
1/3
OPA3693
300W
300W
V2
Figure 51. High-Speed Instrumentation Amplifier
As shown in Figure 52, the OPA3693 used as an
instrumentation amplifier has a 420MHz, –3dB
bandwidth. This plot has been made for a 1VPP
output signal using a low-impedance differential input
source.
The converter driver in Figure 53 multiplexes among
the three input signals. The OPA3693 enable and
disable times support multiplexing among video
signals. The make-before-break disable characteristic
of the OPA3693 ensures that the output is always
under control. To avoid large switching glitches,
switch during the sync or retrace portions of the video
signal—the two inputs should be almost equal at
these times. The output is always under control, so
the switching glitches for two 0V inputs are < 20mV.
With standard video signals levels at the inputs, the
maximum differential voltage across the disabled
inputs does not exceed the ±1.2V maximum allowed.
The output resistors isolate the outputs from each
other when switching between channels. The
feedback network of the disabled channels forms part
of the load seen by the enabled amplifier, attenuating
the signal slightly.
LOW-PASS FILTER
The circuit in Figure 54 realizes a 7th-order
Butterworth low-pass filter with a –3dB bandwidth of
20MHz. This filter is based on the KRC active filter
topology that uses an amplifier with the fixed gain ≥
1. The OPA3693 makes a good amplifier for this type
of filter. The component values have been adjusted to
compensate for the parasitic effects of the op amp.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
19
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
V1
100W
0.1mF
4.99kW
1/3
OPA3693
0.1mF
4.99kW
300W
300W
V2
+5V
100W
1/3
OPA3693
300W
REFT
+3.5V
0.1mF
REFB
+1.5V
+In
ADS828 10-Bit
75MSPS
300W
100pF
-In
CM
V3
0.1mF
100W
1/3
OPA3693
300W
300W
Selection
Logic
Figure 53. Multiplexed Converter Driver
120pF
47.5W
49.9W
56pF
110W
VIN
220pF
124W
82pF
255W
1/3
OPA3693
1/3
OPA3693
22pF
300W
300W
300W
300W
180pF
48.7W
7TH-ORDER BUTTERWORTH
FILTER RESPONSE
20
95.3W
-0
68pF
1/3
OPA3693
VOUT
Gain (dB)
-20
300W
-40
-60
300W
-80
-100
1
3
10
30
100
300
1000
Frequency (MHz)
Figure 54. 7th-Order Butterworth Filter
20
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
DESIGN-IN TOOLS
DEMONSTRATION BOARDS
A printed circuit board (PCB) is available to assist in
the initial evaluation of circuit performance using the
OPA3693. The fixture is offered free of charge as an
unpopulated PCB, delivered with a user's guide. The
summary information for this fixture is shown in
Table 2.
Table 2. Demonstration Fixture
PRODUCT
PACKAGE
ORDERING
NUMBER
LITERATURE
NUMBER
OPA3693IDBQ,
Noninverting
SSOP-16
DEM-OPA-SSOP-3C
SBOU047
OPA3693IDBQ,
Inverting
SSOP-16
DEM-OPA-SSOP-3D
SBOU046
The demonstration fixture can be requested at the
Texas Instruments web site (www.ti.com) through the
OPA3693 product folder.
OPERATING SUGGESTIONS
GAIN SETTING
Setting the gain for the OPA3693 is very easy. For a
gain of +2, ground the –IN pin and drive the +IN pin
with the signal. For a gain of +1, either leave the –IN
pin open and drive the +IN pin or drive both the +IN
and –IN pins (see Figure 47). For a gain of –1,
ground the +IN pin and drive the –IN pin with the
input signal. An external resistor may be used in
series with the –IN pin to reduce the gain. However,
because the internal resistors (RF and RG) have a
tolerance and temperature drift different than the
external resistor, the absolute gain accuracy and gain
drift over temperature are relatively poor compared to
the previously described standard gain connections
using no external resistor.
OUTPUT CURRENT AND VOLTAGE
The OPA3693 provides output voltage and current
capabilities that can easily support multiple video
loads and/or 100Ω loads with very low distortion.
Under no-load conditions at +25°C, the output voltage
typically swings to 1V of either supply rail; the tested
swing limit is within 1.2V of either rail. Into a 15Ω load
(the minimum tested load), it is tested to deliver more
than ±90mA.
The specifications described above, though familiar in
the industry, consider voltage and current limits
separately. In many applications, it is the voltage ×
current, or V-I product, which is more relevant to
circuit operation. Refer to the Output Voltage and
Current Limitations plot (Figure 21) in the Typical
Characteristics. The X- and Y-axes of this graph
show the zero-voltage output current limit and the
zero-current output voltage limit, respectively. The
four quadrants give a more detailed view of the
OPA3693 output drive capabilities, noting that the
graph is bounded by a Safe Operating Area of 1W
maximum internal power dissipation. Superimposing
resistor load lines onto the plot shows that the
OPA3693 can drive ±3.4V into 20Ω or ±3.7V into 50Ω
without exceeding either the output capabilities or the
1W dissipation limit. A 100Ω load line (the standard
test-circuit load) shows full ±3.8V output swing
capability, as shown in the Typical Characteristics.
The minimum specified output voltage and current
specifications over temperature are set by worst-case
simulations at the cold temperature extreme. Only at
cold startup will the output current and voltage
decrease to the numbers shown in the
over-temperature min/max specifications. As the
output transistors deliver power, their junction
temperatures increase, which decreases their VBEs
(increasing the available output voltage swing) and
increases their current gains (increasing the available
output current). In steady-state operation, the
available output voltage and current is always greater
than
that
shown
in
the
over-temperature
characteristics since the output stage junction
temperatures are higher than the minimum specified
operating ambient.
To maintain maximum output stage linearity, no
output short-circuit protection is provided. This
configuration is not normally a problem, since most
applications include a series matching resistor at the
output that limits the internal power dissipation if the
output side of this resistor is shorted to ground.
However, shorting the output pin directly to an
adjacent positive power-supply pin, in most cases,
destroys the amplifier. If additional protection to a
power-supply short is required, consider a small
series resistor in the power-supply leads. Under
heavy output loads, this reduces the available output
voltage swing. A 5Ω series resistor in each supply
lead limits the internal power dissipation to < 1W for
an output short while decreasing the available output
voltage swing only 0.5V, for up to 100mA desired
load currents. Always place the 0.1µF power-supply
decoupling capacitors after these supply-current
limiting resistors directly on the device supply pins.
DRIVING CAPACITIVE LOADS
One of the most demanding, and yet very common,
load conditions for an op amp is capacitive loading.
Often, the capacitive load is the input of an
analog-to-digital converter (ADC), including additional
external capacitance, which may be recommended to
improve ADC linearity. A high-speed, high open-loop
gain amplifier like the OPA3693 can be very
susceptible to decreased stability and may give
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
21
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
closed-loop response peaking when a capacitive load
is placed directly on the output pin. When the
amplifier open-loop output resistance is considered,
this capacitive load introduces an additional pole in
the signal path that can decrease the phase margin.
Several external solutions to this problem have been
suggested. When the primary considerations are
frequency response flatness, pulse response fidelity,
and/or distortion, the simplest and most effective
solution is to isolate the capacitive load from the
feedback loop by inserting a series isolation resistor
between the amplifier output and the capacitive load.
This resistor does not eliminate the pole from the loop
response, but rather shifts it and adds a zero at a
higher frequency. The additional zero acts to cancel
the phase lag from the capacitive load pole, thus
increasing the phase margin and improving stability.
The Typical Characteristics show a Recommended
RS vs Capacitive Load curve (Figure 15) to help the
designer pick a value to give < 0.5dB peaking to the
load. The resulting frequency response curves show
a 0.5dB peaked response for several selected
capacitive loads and recommended RS combinations.
Parasitic capacitive loads greater than 2pF can begin
to degrade the performance of the OPA3693. Long
PCB traces, unmatched cables, and connections to
other amplifier inputs can easily exceed this value.
Always consider this effect carefully, and add the
recommended series resistor as close as possible to
the OPA3693 output pin (see the Board Layout
Guidelines section).
The criterion for setting this RS resistor is a maximum
bandwidth, flat frequency response at the load
(< 0.5dB peaking). For the OPA3693 operating at a
gain of +2V/V, the frequency response at the output
pin is very flat to begin with, allowing relatively small
values of RS to be used for low capacitive loads.
DISTORTION PERFORMANCE
The OPA3693 provides good distortion performance
into a 100Ω load on ±5V supplies. Relative to
alternative solutions, the OPA3693 holds much lower
distortion at higher frequencies (> 20MHz) than
alternative solutions. Generally, until the fundamental
signal reaches very high-frequency or power levels,
the 2nd-harmonic dominates the distortion with a
negligible 3rd-harmonic component. Focusing then on
the 2nd-harmonic, increasing the load impedance
improves distortion directly. Remember that the total
load includes the feedback network—in the
noninverting configuration (see Figure 42), this value
is the sum of RF + RG, while in the inverting
configuration it is just RF (see Figure 44). Also,
providing an additional supply decoupling capacitor
(0.01µF) between the supply pins (for bipolar
operation) improves the 2nd-order distortion slightly
(3dB to 6dB).
22
The OPA3693 has an extremely low 3rd-order
harmonic distortion. This feature also produces a high
two-tone, 3rd-order intermodulation intercept. Two
graphs for this intercept are given in the in the Typical
Characteristics; one for ±5V and one for +5V. The
lower curve shown in each graph is defined at the
50Ω load when driven through a 50Ω matching
resistor, to allow direct comparisons to RF MMIC
devices. The higher curve in each graph shows the
intercept if the output is taken directly at the output
pin with a 500Ω load, to allow prediction of the
3rd-order spurious level when driving a lighter load,
such as an ADC input. The output matching resistor
attenuates the voltage swing from the output pin to
the load by 6dB. If the OPA3693 drives directly into
the input of a high-impedance device, such as an
ADC, this 6dB attenuation is not taken and the
intercept increases, as shown in the 500Ω load
typical characteristic.
The intercept is used to predict the intermodulation
spurious levels for two closely-spaced frequencies. If
the two test frequencies (f1 and f2) are specified in
terms of average and delta frequency, fO = (f1 + f2)/2
and Δf = |f2 – f1|/2, then the two, 3rd-order, close-in
spurious tones appear at fO ±3 × Δf. The difference
between two equal test tone power levels and these
intermodulation spurious power levels is given by
ΔdBc = 2 × (IM3 – PO), where IM3 is the intercept
taken from the Typical Characteristics and PO is the
power level in dBm at the 50Ω load for one of the two
closely-spaced test frequencies. For instance, at
50MHz, the OPA3693 at a gain of +2 has an intercept
of 47dBm at a matched 50Ω load. If the full envelope
of the two frequencies needs to be 2VPP at this load,
this requires each tone to be 4dBm (1VPP). The
3rd-order intermodulation spurious tones will then be
2 × (47 – 4) = 83dBc below the test tone power level
(–79dBm). If this same 2VPP two-tone envelope were
delivered directly into a lighter 500Ω load, the
intercept would increase to the 48dBm shown in the
Typical Characteristics. With the same output signal
and gain conditions, but now driving directly into a
light load with no matching loss, the 3rd-order
spurious tones will then be at least 2 × (48 – 4) =
92dBc below the 4dBm test tone power levels
centered on 50MHz (–88dBm). We are still using a
4dBm for the 1VPP output swing into this 500Ω load.
While not strictly correct from a power standpoint, this
does give the correct prediction for spurious level.
The class AB output stage for the OPA3693 is much
more voltage-swing-dependent on output distortion
than strictly power-dependent. To use the 500Ω
intercept curve, use the single-tone voltage swing as
if it were driving a 50Ω load to compute the PO used
in the intercept equation.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
GAIN ACCURACY AND LINEARITY
0.0200
Figure 42 Test Circuit
0.0175
0.0150
% Deviation
The OPA3693 provides improved absolute gain
accuracy and dc linearity over earlier fixed gain of two
line drivers. Operating at a gain of +2V/V by tying the
–IN pin to ground, the OPA3693 shows a maximum
gain error of ±1% at +25°C. The dc gain therefore lies
between 1.98V/V and 2.02V/V at room temperature.
Over the specified temperature ranges, this gain
tolerance expands only slightly due to the matched
temperature drift for RF and RG. Achieving this gain
accuracy requires a very low impedance ground at
–IN. Typical production lots show a much tighter
distribution in gain than this ±1% specification.
Figure 55 shows a typical distribution in measured
gain at the gain of +2V/V configuration, in this case
showing a slight drop in the mean (0.25%) from the
nominal but with a very tight distribution.
0.0125
RL = 100W
0.0100
0.0075
0.0050
RL = 500W
0.0025
0
2
3
4
5
6
7
8
VO (peak-to-peak)
Figure 56. DC Linearity vs Output Swing and
Loads
700
Mean = 1.9883
s = 0.0967
Number of Units
600
500
400
300
200
100
1.980
1.982
1.984
1.986
1.998
1.990
1.992
1.994
1.996
1.998
2.000
2.002
2.004
2.006
2.008
2.010
2.012
2.014
2.016
2.018
0
Gain (V/V)
Figure 55. Typical +2V/V Gain Distribution
The exceptionally linear output stage (as illustrated by
the high 3rd-order intermodulation intercept) and low
thermal gradient induced errors for the OPA3693 give
an extremely linear output over large voltage swings
and heavy loads. Figure 56 shows the tested
deviation (in % of peak-to-peak) from linearity for a
range of symmetrical output swings and loads. Below
4VPP, for either a 100Ω or a 500Ω load, the OPA3693
delivers greater than 14-bit linear output response.
NOISE PERFORMANCE
The OPA3693 offers an excellent balance between
voltage and current noise terms to achieve a low
output noise under a variety of operating conditions.
The inverting node noise current (internal) appears at
the output multiplied by the relatively low 300Ω
feedback resistor. The input noise voltage
(1.8nV/√Hz) is extremely low for a unity-gain stable
amplifier. This low input voltage noise was achieved
at the price of higher noninverting input current noise
(17.8pA/√Hz). As long as the ac source impedance
looking out of the noninverting input is less than
100Ω, this current noise does not contribute
significantly to the total output noise. The op amp
input voltage noise and the two input current noise
terms combine to give low output noise for the each
of the three gain settings available using the
OPA3693. Figure 57 shows the op amp noise
analysis model with all of the noise terms included. In
this model, all noise terms are taken to be noise
voltage or current density terms in either nV/√Hz or
pA/√Hz.
ENI
1/3
OPA3693
RS
EO
IBN
ERS
RF
4kTRS
4kT
RG
RG
IBI
4kTRF
4kT = 1.6E -20J
at 290K
Figure 57. Op Amp Noise Model
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
23
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
The total output spot noise voltage can be computed
as the square root of the sum of all squared output
noise voltage contributors. Equation 1 shows the
general form for the output noise voltage using the
terms shown in Figure 57.
EO =
2
2
2
2
ENI + (IBNRS) + 4kTRS NG + (IBIRF) + 4kTRFNG
(1)
Dividing this expression through by noise gain (NG =
1 + RF/RG) gives the equivalent input-referred spot
noise voltage at the noninverting input, as shown in
Equation 2.
EN =
2
2
ENI + (IBNRS) + 4kTRS +
IBIRF
NG
2
+
4kTRF
NG
(2)
Evaluating the output noise and input noise
expressions for the two noninverting gain
configurations, and with two different values for the
noninverting source impedance, gives output and
input-referred spot noise voltages of Table 3.
Table 3. Total Output and Input-Referred Noise
CONFIGURATION
RS
(Ω)
OUTPUT SPOT
NOISE
EO (nV/√Hz)
TOTAL INPUT
SPOT NOISE
EN (nV/√Hz)
G = +2 (Figure 42)
25
8.3
4.15
G = +2 (Figure 42)
300
14
7
G = +1 (Figure 43)
25
7.3
7.3
G = +1 (Figure 43)
300
9.2
9.2
The output noise is being dominated by the inverting
current noise times the internal feedback resistor.
This gives a total input-referred noise voltage that
exceeds the 1.8nV voltage term for the amplifier
itself.
±(NG ´ VOS) + (IBN ´ RS/2 ´ NG) ± (IBI ´ RF)
= ±(2 ´ 3.5mV) + (35mA ´ 25W ´ 2) ± (50mA ´ 300W)
= ±7mV ± 1.75mV ± 15mV
= ±23.75mV
where NG = noninverting signal gain.
Minimizing the resistance seen by the noninverting
input also minimizes the output dc error. For
improved dc precision in a wideband low-gain
amplifier, consider the OPA842 where a bipolar input
is acceptable (low source resistance) or the OPA656
where a JFET input is required.
DISABLE OPERATION
The OPA3693 provides an optional disable feature
that can be used to reduce system power. If the VDIS
control pin is left unconnected, the OPA3693
operates normally. This shutdown is intended only as
a power-savings feature. Forward path isolation when
disabled is very good for small signals for gains of +1
or +2. Large-signal isolation is not ensured. Using this
feature to multiplex two or more outputs together is
not recommended. Large signals applied to the
disabled output stages can turn on parasitic devices
degrading signal linearity for the desired channel.
Turn-on time is very quick from the shutdown
condition (typically < 60ns). Turn-off time strongly
depends on the selected gain configuration and load,
but is typically 3µs for the circuit of Figure 42.
To shutdown, the control pin must be asserted low.
This logic control is referenced to the positive supply,
as the simplified circuit of Figure 58 shows.
+VS
DC ACCURACY AND OFFSET CONTROL
A current-feedback op amp such as the OPA3693
provides exceptional bandwidth and slew rate giving
fast pulse settling but only moderate dc accuracy.
The Electrical Characteristics show an input offset
voltage comparable to high-speed voltage-feedback
amplifiers. However, the two input bias currents are
somewhat higher and are unmatched. Whereas bias
current cancellation techniques are very effective with
most voltage-feedback op amps, they do not
generally reduce the output dc offset for wideband
current-feedback op amps. Since the two input bias
currents are unrelated in both magnitude and polarity,
matching the source impedance looking out of each
input to reduce their error contribution to the output is
ineffective. Evaluating the configuration of Figure 42,
using worst-case +25°C input offset voltage and the
two input bias currents, gives a worst-case output
offset range equal to:
24
15kW
Q1
110kW
25kW
VDIS
IS
Control
-VS
Figure 58. Simplified Disable Control Circuit
In normal operation, base current to Q1 is provided
through the 110kΩ resistor while the emitter current
through the 15kΩ resistor sets up a voltage drop that
is inadequate to turn on the two diodes in the Q1
emitter. As VDIS is pulled LOW, additional current is
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
pulled through the 15kΩ resistor, eventually turning
on these two diodes (≈ 80µA). At this point, any
further current pulled out of VDIS goes through those
diodes holding the emitter-base voltage of Q1 at
approximately 0V. This shuts off the collector current
out of Q1, turning the amplifier off. The supply current
in the shutdown mode is only that required to operate
the circuit of Figure 58.
The shutdown feature for the OPA3693 is a positive
supply referenced, current-controlled interface.
Open-collector (or drain) interfaces are most
effective, as long as the controlling logic can sustain
the resulting voltage (in the open mode) that appears
at the VDIS pin. That voltage is one diode below the
positive supply voltage applied to the OPA3693. For
voltage output logic interfaces, the on/off voltage
levels described in the Electrical Characteristics apply
only for a +5V positive supply on the OPA3693. An
open-drain interface is recommended for shutdown
operation using a higher positive supply for the
OPA3693 and/or logic families with inadequate
high-level voltage swings.
THERMAL ANALYSIS
The OPA3693 does not require heatsinking or airflow
in most applications. Maximum desired junction
temperature sets the maximum allowed internal
power dissipation as described here. In no case
should the maximum junction temperature be allowed
to exceed +150°C.
Operating junction temperature (TJ) is given by TA +
PD × θJA. The total internal power dissipation (PD) is
the sum of quiescent power (PDQ) and additional
power dissipated in the output stage (PDL) to deliver
load power. Quiescent power is simply the specified
no-load supply current times the total supply voltage
across the part. PDL depends on the required output
signal and load but would, for a grounded resistive
load, be at a maximum when the output is fixed at a
voltage equal to 1/2 either supply voltage (for equal
bipolar supplies). Under this worst-case condition,
PDL = VS2/(4 × RL) where RL includes feedback
network loading. This value is the absolute highest
power that can be dissipated for a given RL. All actual
applications dissipate less power in the output stage.
Note that it is the power in the output stage and not
into the load that determines internal power
dissipation.
As a worst-case example, compute the maximum TJ
using an OPA3693IDBQ (SSOP-16 package) in the
circuit of Figure 42 operating at the maximum
specified ambient temperature of +85°C and driving a
grounded 100Ω load at VS/2. Maximum internal
power is:
2
PD = 10V ´ 43.5mA + 3 ´ 5 /(4 ´ (100W || 600W)) = 654mW
Maximum TJ = +85°C + (0.654W ´ 80°C/W) = 137°C
All actual applications operate at a lower junction
temperature than the +137°C computed above.
Compute your actual output stage power to get an
accurate estimate of maximum junction temperature,
or use the results shown here as an absolute
maximum.
BOARD LAYOUT GUIDELINES
Achieving
optimum
performance
with
a
high-frequency amplifier such as the OPA3693
requires careful attention to PCB layout parasitics and
external component types. Recommendations that
will optimize performance include:
a) Minimize parasitic capacitance to any ac ground
for all of the signal I/O pins. Parasitic capacitance on
the output can cause instability; on the noninverting
input, it can react with the source impedance to
cause unintentional bandlimiting. To reduce
unwanted capacitance, create a window around the
signal I/O pins in all of the ground and power planes
around those pins. Otherwise, ground and power
planes should be unbroken elsewhere on the board.
b) Minimize the distance (< 0.25”) from the
power-supply
pins
to
high-frequency
0.1µF
decoupling capacitors. At the device pins, the ground
and power plane layout should not be in close
proximity to the signal I/O pins. Avoid narrow power
and ground traces to minimize inductance between
the pins and the decoupling capacitors. The
power-supply connections should always be
decoupled with these capacitors. Larger (2.2µF to
6.8µF) decoupling capacitors, effective at lower
frequency, should also be used on the supply pins.
These may be placed somewhat farther from the
device and may be shared among several devices in
the same area of the PCB.
c) Careful selection and placement of external
components
preserve
the
high-frequency
performance of the OPA3693. Use resistors that
have
low
reactance
at
high
frequencies.
Surface-mount resistors work best and allow a tighter
overall layout. Metal film and carbon composition
axially-leaded resistors can also provide good
high-frequency performance. Again, keep their leads
and PCB trace length as short as possible. Never use
wirewound type resistors in a high-frequency
application. Since the output pin and inverting input
pin are the most sensitive to parasitic capacitance,
always position the series output resistor, if any, as
close as possible to the output pin. Because the
inverting input node is internal for the OPA3693, it is
more robust to layout issues than amplifiers with
similar speed but external feedback and gain
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
25
OPA3693
SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008 ............................................................................................................................................ www.ti.com
resistors. Other network components, such as
noninverting input termination resistors, should also
be placed close to the package. Good axial metal film
or surface-mount resistors have approximately 0.2pF
in shunt with the resistor. For resistor values > 2.0kΩ,
this parasitic capacitance can add a pole and/or zero
below 400MHz that can effect circuit operation. Keep
resistor values as low as possible consistent with
load driving considerations.
d) Connections to other wideband devices on the
PCB may be made with short direct traces or through
onboard transmission lines. For short connections,
consider the trace and the input to the next device as
a lumped capacitive load. Relatively wide traces
(50mils to 100mils) should be used, preferably with
ground and power planes opened up around them.
Estimate the total capacitive load and set RS from the
plot of Recommended RS vs Capacitive Load
(Figure 15). Low parasitic capacitive loads (< 4pF)
may not need an RS since the OPA3693 is nominally
compensated to operate with a 2pF parasitic load. If a
long trace is required, and the 6dB signal loss
intrinsic to a doubly-terminated transmission line is
acceptable, implement a matched impedance
transmission line using microstrip or stripline
techniques (consult an ECL design handbook for
microstrip and stripline layout techniques). A 50Ω
environment is normally not necessary on board, and
in fact, a higher impedance environment improves
distortion, as shown in the distortion versus load
plots. With a characteristic board trace impedance
defined based on board material and trace
dimensions, a matching series resistor into the trace
from the output of the OPA3693 is used, as well as a
terminating shunt resistor at the input of the
destination device. Remember also that the
terminating impedance is the parallel combination of
the shunt resistor and the input impedance of the
destination device; this total effective impedance
should be set to match the trace impedance. If the
6dB attenuation of a doubly-terminated transmission
line is unacceptable, a long trace can be
series-terminated at the source end only. Treat the
trace as a capacitive load in this case and set the
series resistor value as illustrated in the plot of
Figure 15. This configuration does not preserve signal
26
integrity as well as a doubly-terminated line. If the
input impedance of the destination device is low,
there will be some signal attenuation due to the
voltage divider formed by the series output into the
terminating impedance.
e) Socketing a high-speed part such as the
OPA3693 is not recommended. The additional lead
length and pin-to-pin capacitance introduced by the
socket can create an extremely troublesome parasitic
network, which can make it almost impossible to
achieve a smooth, stable frequency response. Best
results are obtained by soldering the OPA3693
directly onto the board.
INPUT AND ESD PROTECTION
The OPA3693 is built using a very high-speed
complementary bipolar process. The internal junction
breakdown voltages are relatively low for these very
small geometry devices. These breakdowns are
reflected in the Absolute Maximum Ratings table. All
device pins are protected with internal ESD protection
diodes to the power supplies, as shown in Figure 59.
+VCC
External
Pin
Internal
Circuitry
-VCC
Figure 59. Internal ESD Protection
These diodes provide moderate protection to input
overdrive voltages above the supplies as well. The
protection diodes can typically support 30mA
continuous current. Where higher currents are
possible (for example, in systems with ±15V supply
parts driving into the OPA3693), current limiting
series resistors may be added on the noninverting
input. Keep this resistor value as low as possible
since high values degrade both noise performance
and frequency response. The inverting input already
has a 300Ω resistor from the external pin to the
internal summing junction for the op amp. This
resistor provides considerable protection for that
node.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
OPA3693
www.ti.com ............................................................................................................................................ SBOS353A – DECEMBER 2006 – REVISED AUGUST 2008
Revision History
Changes from Original (December 2006) to Revision A ................................................................................................ Page
•
Changed storage temperature range rating in Absolute Maximum Ratings table from –40°C to +125°C to –65°C to
+125°C ................................................................................................................................................................................... 2
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): OPA3693
27
PACKAGE OPTION ADDENDUM
www.ti.com
10-Jun-2014
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
OPA3693IDBQ
ACTIVE
SSOP
DBQ
16
75
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
OP3693
OPA3693IDBQR
ACTIVE
SSOP
DBQ
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
OP3693
OPA3693IDBQRG4
ACTIVE
SSOP
DBQ
16
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
OP3693
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
10-Jun-2014
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
26-Jan-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
OPA3693IDBQR
Package Package Pins
Type Drawing
SSOP
DBQ
16
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
2500
330.0
12.4
Pack Materials-Page 1
6.4
B0
(mm)
K0
(mm)
P1
(mm)
5.2
2.1
8.0
W
Pin1
(mm) Quadrant
12.0
Q1
PACKAGE MATERIALS INFORMATION
www.ti.com
26-Jan-2013
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
OPA3693IDBQR
SSOP
DBQ
16
2500
367.0
367.0
35.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated