NTD4302 Power MOSFET 68 Amps, 30 Volts N−Channel DPAK Features • • • • • • • Ultra Low RDS(on) Higher Efficiency Extending Battery Life Logic Level Gate Drive Diode Exhibits High Speed, Soft Recovery Avalanche Energy Specified IDSS Specified at Elevated Temperature DPAK Mounting Information Provided http://onsemi.com V(BR)DSS RDS(on) TYP ID MAX 30 V 7.8 m @ 10 V 68 A N−Channel D Applications • DC−DC Converters • Low Voltage Motor Control • Power Management in Portable and Battery Powered Products: G S i.e., Computers, Printers, Cellular and Cordless Telephones, and PCMCIA Cards 4 4 1 2 1 2 3 3 CASE 369D DPAK (Straight Lead) STYLE 2 CASE 369AA DPAK (Surface Mount) STYLE 2 MARKING DIAGRAM & PIN ASSIGNMENTS 1 Gate T4302 Y WW 2 Drain YWW T 4302 4 Drain YWW T 4302 4 Drain 3 Source 3 Source 1 Gate 2 Drain = Device Code = Year = Work Week ORDERING INFORMATION Device NTD4302 Semiconductor Components Industries, LLC, 2003 October, 2003 − Rev. 5 1 Package Shipping DPAK 75 Units/Rail NTD4302−1 DPAK Straight Lead 75 Units/Rail NTD4302T4 DPAK 2500 Tape & Reel Publication Order Number: NTD4302/D NTD4302 MAXIMUM RATINGS (TC = 25°C unless otherwise noted) Symbol Value Unit Drain−to−Source Voltage VDSS 30 Vdc Gate−to−Source Voltage − Continuous VGS ±20 Vdc Thermal Resistance − Junction−to−Case Total Power Dissipation @ TC = 25°C Continuous Drain Current @ TC = 25°C (Note 4) Continuous Drain Current @ TC = 100°C RθJC PD ID ID 1.65 75 68 43 °C/W Watts Amps Amps Thermal Resistance − Junction−to−Ambient (Note 2) Total Power Dissipation @ TA = 25°C Continuous Drain Current @ TA = 25°C Continuous Drain Current @ TA = 100°C Pulsed Drain Current (Note 3) RθJA PD ID ID IDM 67 1.87 11.3 7.1 36 °C/W Watts Amps Amps Amps Thermal Resistance − Junction−to−Ambient (Note 1) Total Power Dissipation @ TA = 25°C Continuous Drain Current @ TA = 25°C Continuous Drain Current @ TA = 100°C Pulsed Drain Current (Note 3) RθJA PD ID ID IDM 120 1.04 8.4 5.3 28 °C/W Watts Amps Amps Amps TJ, Tstg −55 to 150 °C EAS 722 mJ TL 260 °C Rating Operating and Storage Temperature Range Single Pulse Drain−to−Source Avalanche Energy − Starting T J = 25°C (VDD = 30 Vdc, VGS = 10 Vdc, Peak IL = 17 Apk, L = 5.0 mH, RG = 25 Ω) Maximum Lead Temperature for Soldering Purposes, 1/8″ from case for 10 seconds 1. 2. 3. 4. When surface mounted to an FR4 board using the minimum recommended pad size. When surface mounted to an FR4 board using 0.5 sq. in. drain pad size. Pulse Test: Pulse Width = 300 µs, Duty Cycle = 2%. Current Limited by Internal Lead Wires. http://onsemi.com 2 NTD4302 ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise noted) Characteristic Symbol Min Typ Max Unit 30 − − 25 − − − − − − 1.0 10 − − ±100 1.0 − 1.9 −3.8 3.0 − − − − 0.0078 0.0078 0.010 0.010 0.010 0.013 gFS − 20 − Mhos Ciss − 2050 2400 pF Coss − 640 800 Crss − 225 310 td(on) − 11 20 tr − 15 25 td(off) − 85 130 tf − 55 90 td(on) − 11 20 OFF CHARACTERISTICS Drain−Source Breakdown Voltage (VGS = 0 Vdc, ID = 250 µA) Positive Temperature Coefficient V(BR)DSS Zero Gate Voltage Drain Current (VGS = 0 Vdc, VDS = 30 Vdc, TJ = 25°C) (VGS = 0 Vdc, VDS = 30 Vdc, TJ = 125°C) IDSS Gate−Body Leakage Current (VGS = ±20 Vdc, VDS = 0 Vdc) IGSS Vdc mV/°C µAdc nAdc ON CHARACTERISTICS Gate Threshold Voltage (VDS = VGS, ID = 250 µAdc) Negative Temperature Coefficient VGS(th) Static Drain−Source On−State Resistance (VGS = 10 Vdc, ID = 20 Adc) (VGS = 10 Vdc, ID = 10 Adc) (VGS = 4.5 Vdc, ID = 5.0 Adc) RDS(on) Forward Transconductance (VDS = 15 Vdc, ID = 10 Adc) Vdc Ω DYNAMIC CHARACTERISTICS Input Capacitance Output Capacitance (VDS = 24 Vdc, Vd VGS = 0 Vdc, Vd f=1 1.0 0 MHz) Reverse Transfer Capacitance SWITCHING CHARACTERISTICS (Note 6) Turn−On Delay Time Rise Time Turn−Off Delay Time (VDD = 25 Vdc, ID = 1.0 Adc, VGS = 10 Vdc, Vdc RG = 6.0 Ω) Fall Time Turn−On Delay Time Rise Time Turn−Off Delay Time (VDD = 25 Vdc, ID = 1.0 Adc, VGS = 10 Vdc, Vdc RG = 2.5 Ω) Fall Time Turn−On Delay Time Rise Time Turn−Off Delay Time (VDD = 24 Vdc, ID = 20 Adc, VGS = 10 Vdc, Vdc RG = 2.5 Ω) Fall Time Gate Ga eC Charge a ge (VDS = 24 Vdc, Vd ID = 2.0 2 0 Adc, Ad VGS = 10 Vdc) tr − 13 20 td(off) − 55 90 tf − 40 75 td(on) − 15 − tr − 25 − td(off) − 40 − tf − 58 − QT − 55 80 Qgs (Q1) − 5.5 − Qgd (Q2) − 15 − − − − 0.75 0.90 0.65 1.0 − − trr − 39 65 ta − 20 − tb − 19 − Qrr − 0.043 − ns ns ns nC BODY−DRAIN DIODE RATINGS (Note 5) VSD Diode Forward On−Voltage (IS = 2.3 Adc, VGS = 0 Vdc) (IS = 20 Adc, VGS = 0 Vdc) (IS = 2.3 Adc, VGS = 0 Vdc, TJ = 125°C) Reverse e e se Recovery eco e y Time e (IS = 2.3 2 3 Adc, Ad VGS = 0 Vdc, Vd dIS/dt = 100 A/µs) Reverse Recovery Stored Charge 5. Indicates Pulse Test: Pulse Width = 300 µsec max, Duty Cycle ≤ 2%. 6. Switching characteristics are independent of operating junction temperature. http://onsemi.com 3 Vdc nss µC NTD4302 40 60 TJ = 25°C VGS = 4 V VDS > = 10 V ID, DRAIN CURRENT (AMPS) ID, DRAIN CURRENT (AMPS) 50 VGS = 3.8 V VGS = 4.4 V VGS = 4.6 V 30 VGS = 5 V 20 VGS = 7 V VGS = 3.4 V VGS = 10 V VGS = 3.2 V 10 VGS = 3.0 V VGS = 2.8 V 0 1 0.5 1.5 2.5 2 TJ = 25°C 20 TJ = 100°C TJ = −55°C 10 2 3 4 6 5 VGS, GATE−TO−SOURCE VOLTAGE (V) Figure 1. On−Region Characteristics Figure 2. Transfer Characteristics ID = 10 A TJ = 25°C 0.075 0.05 0.025 0 0 RDS(on), DRAIN−TO−SOURCE RESISTANCE (NORMALIZED) 30 VDS, DRAIN−TO−SOURCE VOLTAGE (V) 0.1 2 4 6 8 10 0.015 TJ = 25°C VGS = 4.5 V 0.01 VGS = 10 V 0.005 0 0.00E+00 1.00E+01 2.00E+01 3.00E+01 4.00E+01 5.00E+01 6.00E+01 VGS, GATE−TO−SOURCE VOLTAGE (V) ID, DRAIN CURRENT (AMPS) Figure 3. On−Resistance vs. Gate−To−Source Voltage Figure 4. On−Resistance vs. Drain Current and Gate Voltage 1.6 10000 ID = 18.5 A VGS = 10 V VGS = 0 V TJ = 150°C 1.4 IDSS, LEAKAGE (nA) 1000 1.2 1 0.8 0.6 −50 40 0 3 RDS(on), DRAIN−TO−SOURCE RESISTANCE (Ω) RDS(on), DRAIN−TO−SOURCE RESISTANCE (Ω) 0 50 100 TJ = 100°C 10 1 −25 0 25 50 75 100 125 5 150 10 15 20 25 TJ, JUNCTION TEMPERATURE (°C) VDS, DRAIN−TO−SOURCE VOLTAGE (V) Figure 5. On−Resistance Variation with Temperature Figure 6. Drain−To−Source Leakage Current vs. Voltage http://onsemi.com 4 30 12.5 VDS = 0 V VGS = 0 V TJ = 25°C C, CAPACITANCE (pF) 5000 Ciss 4000 3000 Crss Ciss 2000 1000 Coss Crss 0 10 VGS 0 VDS 10 20 30 30 QT 10 7.5 20 VGS 5 10 2.5 0 ID = 2 A TJ = 25°C 0 10 20 30 40 50 0 60 Qg, TOTAL GATE CHARGE (nC) Figure 7. Capacitance Variation Figure 8. Gate−to−Source and Drain−to−Source Voltage vs. Total Charge 1000 25 IS, SOURCE CURRENT (AMPS) VDD = 24 V ID = 18.5 A VGS = 10 V t, TIME (ns) 15 Q2 Q1 GATE−TO−SOURCE OR DRAIN−TO−SOURCE VOLTAGE (V) 100 tf td(off) tr td(on) 10 1 25 VD VDS, DRAIN−TO−SOURCE− VOLTAGE (V) 6000 VGS, GATE−TO−SOURCE− VOLTAGE (V) NTD4302 10 VGS = 0 V TJ = 25°C 20 15 10 5 0 0.5 100 0.6 0.7 0.8 0.9 RG, GATE RESISTANCE (Ω) VSD, SOURCE−TO−DRAIN VOLTAGE (V) Figure 9. Resistive Switching Time Variation vs. Gate Resistance Figure 10. Diode Forward Voltage vs. Current http://onsemi.com 5 1 NTD4302 ID , DRAIN CURRENT (AMPS) 100 100 s di/dt 1 ms VGS = 10 V SINGLE PULSE TC = 25°C 10 ta tb TIME dc 0.25 IS tp IS 1 0.1 trr 10 ms RDS(on) LIMIT THERMAL LIMIT PACKAGE LIMIT 1 IS 10 100 VDS, DRAIN−TO−SOURCE VOLTAGE (VOLTS) Figure 12. Diode Reverse Recovery Waveform Figure 11. Maximum Rated Forward Biased Safe Operating Area Rthja(t), EFFECTIVE TRANSIENT THERMAL RESISTANCE 1000 MOUNTED TO MINIMUM RECOMMENDED FOOTPRINT DUTY CYCLE 100 D = 0.5 0.2 0.1 0.05 0.02 0.01 10 1 P(pk) t1 0.1 t2 DUTY CYCLE, D = t1/t2 SINGLE PULSE RθJA(t) = r(t) RθJA D CURVES APPLY FOR POWER PULSE TRAIN SHOWN READ TIME AT t1 TJ(pk) − TA = P(pk) RθJA(t) 0.01 1E−05 1E−04 1E−03 1E−02 1E−01 t, TIME (seconds) 1E+00 Figure 13. Thermal Response − Various Duty Cycles http://onsemi.com 6 1E+01 1E+02 1E+03 NTD4302 INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection 6.20 0.244 interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process. 2.58 0.101 5.80 0.228 3.0 0.118 1.6 0.063 6.172 0.243 SCALE 3:1 mm inches SOLDER STENCIL GUIDELINES Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC−59, SC−70/SOT−323, SOD−123, SOT−23, SOT−143, SOT−223, SO−8, SO−14, SO−16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D2PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or “tombstoning” may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 14 shows a typical stencil for the DPAK and D2PAK packages. The pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste. ÇÇ ÇÇ ÇÇ ÇÇ ÇÇ ÇÇÇ ÇÇÇ ÇÇ ÇÇÇ ÇÇ ÇÇÇ ÇÇÇ ÇÇÇ ÇÇÇ ÇÇÇ SOLDER PASTE OPENINGS STENCIL Figure 14. Typical Stencil for DPAK and D2PAK Packages SOLDERING PRECAUTIONS • When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less. • After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress. • Mechanical stress or shock should not be applied during cooling. The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected. • Always preheat the device. • The delta temperature between the preheat and soldering should be 100°C or less.* • When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C. • The soldering temperature and time shall not exceed 260°C for more than 10 seconds. * * Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device. * * Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D2PAK is not recommended for wave soldering. http://onsemi.com 7 NTD4302 TYPICAL SOLDER HEATING PROFILE temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177 −189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints. For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 15 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows STEP 1 PREHEAT ZONE 1 “RAMP” 200°C STEP 2 STEP 3 VENT HEATING “SOAK” ZONES 2 & 5 “RAMP” DESIRED CURVE FOR HIGH MASS ASSEMBLIES STEP 4 HEATING ZONES 3 & 6 “SOAK” 160°C STEP 5 STEP 6 STEP 7 HEATING VENT COOLING ZONES 4 & 7 205° TO 219°C “SPIKE” PEAK AT 170°C SOLDER JOINT 150°C 150°C 100°C 140°C 100°C SOLDER IS LIQUID FOR 40 TO 80 SECONDS (DEPENDING ON MASS OF ASSEMBLY) DESIRED CURVE FOR LOW MASS ASSEMBLIES 5°C TIME (3 TO 7 MINUTES TOTAL) TMAX Figure 15. Typical Solder Heating Profile http://onsemi.com 8 NTD4302 PACKAGE DIMENSIONS DPAK CASE 369AA−01 ISSUE O −T− C B V NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. SEATING PLANE E R 4 Z A S 1 2 3 U F J L D M INCHES MIN MAX 0.235 0.245 0.250 0.265 0.086 0.094 0.025 0.035 0.018 0.024 0.033 0.045 0.018 0.023 0.090 BSC 0.180 0.215 0.025 0.040 0.020 −−− 0.035 0.050 0.155 −−− STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN 2 PL 0.13 (0.005) DIM A B C D E F J L R S U V Z T http://onsemi.com 9 MILLIMETERS MIN MAX 5.97 6.22 6.35 6.73 2.19 2.38 0.63 0.88 0.46 0.61 0.83 1.14 0.46 0.58 2.29 BSC 4.57 5.45 0.63 1.01 0.51 −−− 0.89 1.27 3.93 −−− NTD4302 PACKAGE DIMENSIONS DPAK CASE 369D−01 ISSUE O C B V NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. E R 4 Z A S 1 2 3 −T− SEATING PLANE K J F H D G 3 PL 0.13 (0.005) M DIM A B C D E F G H J K R S V Z INCHES MIN MAX 0.235 0.245 0.250 0.265 0.086 0.094 0.027 0.035 0.018 0.023 0.037 0.045 0.090 BSC 0.034 0.040 0.018 0.023 0.350 0.380 0.180 0.215 0.025 0.040 0.035 0.050 0.155 −−− MILLIMETERS MIN MAX 5.97 6.35 6.35 6.73 2.19 2.38 0.69 0.88 0.46 0.58 0.94 1.14 2.29 BSC 0.87 1.01 0.46 0.58 8.89 9.65 4.45 5.45 0.63 1.01 0.89 1.27 3.93 −−− STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN T ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder Japan: ON Semiconductor, Japan Customer Focus Center 2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 Phone: 81−3−5773−3850 http://onsemi.com 10 For additional information, please contact your local Sales Representative. NTD4302/D