TI TPS74801-Q1

TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
1.5 A Low-Dropout Linear Regulator with Programmable Soft-Start
Check for Samples: TPS74801-Q1
FEATURES
1
•
•
•
•
•
•
2
•
•
•
•
•
Qualified for Automotive Applications
VOUT Range: 0.8V to 3.6V
Ultralow VIN Range: 0.8V to 5.5V
VBIAS Range 2.7V to 5.5V
Low Dropout: 60mV typ at 1.5A, VBIAS = 5V
Power Good (PG) Output Allows Supply
Monitoring or Provides a Sequencing Signal
for Other Supplies
2% Accuracy Over Line/Load/Temperature
Programmable Soft-Start Provides Linear
Voltage Startup
VBIAS Permits Low VIN Operation with Good
Transient Response
Stable with Any Output Capacitor ≥ 2.2μF
Available in a Small 3mm x 3mm x 1mm
SON-10 and 5 x 5 QFN-20 Packages
APPLICATIONS
•
•
•
•
•
FPGA Applications
DSP Core and I/O Voltages
Post-Regulation Applications
Applications with Special Start-Up Time or
Sequencing Requirements
Hot-Swap and Inrush Controls
DESCRIPTION
The TPS74801-Q1 low-dropout (LDO) linear regulator
provides an easy-to-use robust power management
solution for a wide variety of applications.
User-programmable soft-start minimizes stress on the
input power source by reducing capacitive inrush
current on start-up. The soft-start is monotonic and
well-suited for powering many different types of
processors and ASICs. The enable input and power
good output allow easy sequencing with external
regulators. This complete flexibility permits the user to
configure a solution that meets the sequencing
requirements of FPGAs, DSPs, and other
applications with special start-up requirements.
A precision reference and error amplifier deliver 2%
accuracy over load, line, temperature, and process.
The device is stable with any type of capacitor
greater than or equal to 2.2μF, and is fully specified
from –40°C to +105°C. The TPS74801-Q1 is offered
in a small 3mm × 3mm SON-10 package, yielding a
highly compact, total solution size.
CSS = 0nF
CSS = 1nF
0.5V/div
VOUT
CSS = 2.2nF
VIN
IN
CIN
PG
R3
BIAS
EN
VBIAS
TPS74801
R1
SS
GND
CBIAS
CSS
1.2V
VOUT
OUT
COUT
FB
R2
1V/div
VEN
0V
Time (1ms/div)
Figure 2. Turn-On Response
Figure 1. Typical Application Circuit (Adjustable)
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
© 2010–2011, Texas Instruments Incorporated
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION (1)
PACKAGE (2)
TA
–40°C to 105°C
(1)
(2)
SON – DRC
Reel of 3000
ORDERABLE PART NUMBER
TPS74801TDRCRQ1
TOP-SIDE MARKING
QVK
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
Package drawings, thermal data, and symbolization are available at www.ti.com//packaging.
ABSOLUTE MAXIMUM RATINGS (1)
At TA = –40°C to +105°C, unless otherwise noted. All voltages are with respect to GND.
TPS74801-Q1
UNIT
VIN, VBIAS
Input voltage range
–0.3 to +6
V
VEN
Enable voltage range
–0.3 to +6
V
VPG
Power good voltage range
–0.3 to +6
V
IPG
PG sink current
0 to +1.5
mA
VSS
Soft-start voltage range
–0.3 to +6
V
VFB
Feedback voltage range
–0.3 to +6
V
VOUT
Output voltage range
–0.3 to VIN + 0.3
V
IOUT
Maximum output current
Internally limited
Output short-circuit duration
Indefinite
PDISS
Continuous total power dissipation
TJ
Operating junction temperature range
–40 to +125
°C
TSTG
Storage junction temperature range
–55 to +150
°C
(1)
2
See Thermal Information Table
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for
extended periods may affect device reliability.
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
THERMAL INFORMATION
TPS74801-Q1 (2)
THERMAL METRIC
(1)
DRC
UNITS
10 PINS
Junction-to-ambient thermal resistance (3)
θJA
(4)
41.5
θJCtop
Junction-to-case (top) thermal resistance
θJB
Junction-to-board thermal resistance (5)
N/A
ψJT
Junction-to-top characterization parameter (6)
0.7
ψJB
Junction-to-board characterization parameter (7)
11.3
θJCbot
Junction-to-case (bottom) thermal resistance (8)
6.6
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
78
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953A.
Thermal data for the DRC package is derived by thermal simulations based on JEDEC-standard methodology as specified in the
JESD51 series. The following assumptions are used in the simulations:
(a) The exposed pad is connected to the PCB ground layer through a 3x2 thermal via array..
(b) The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper
coverage.
(c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in × 3in copper area. To
understand the effects of the copper area on thermal performance, see the Power Dissipation and Estimating Junction Temperature
sections of this data sheet.
The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as
specified in JESD51-7, in an environment described in JESD51-2a.
The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific
JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB
temperature, as described in JESD51-8.
The junction-to-top characterization parameter, ψJT, estimates the junction temperature of a device in a real system and is extracted
from the simulation data to obtain θJA using a procedure described in JESD51-2a (sections 6 and 7).
The junction-to-board characterization parameter, ψJB, estimates the junction temperature of a device in a real system and is extracted
from the simulation data to obtain θJA using a procedure described in JESD51-2a (sections 6 and 7).
The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific
JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
3
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
ELECTRICAL CHARACTERISTICS
At VEN = 1.1V, VIN = VOUT + 0.3V, CBIAS = 0.1μF, CIN = COUT = 10μF, CNR = 1nF, IOUT = 50mA, VBIAS = 5.0V, and TA = –40°C to
+105°C, unless otherwise noted. Typical values are at TJ = +25°C.
TPS74801-Q1
PARAMETER
TEST CONDITIONS
VIN
Input voltage range
VBIAS
Bias pin voltage range
VREF
Internal reference (Adj.)
VOUT
MAX
UNIT
VOUT + VDO
5.5
V
2.7
5.5
V
0.804
V
3.6
V
2
%
TJ = +25°C
0.796
Output voltage range
VIN = 5V, IOUT = 1.5A
VREF
Accuracy (1)
2.97V ≤ VBIAS ≤ 5.5V,
50mA ≤ IOUT ≤ 1.5A
–2
VOUT/VIN
Line regulation
VOUT/IOUT
Load regulation
VIN dropout voltage
VDO
MIN
VOUT
(2)
VBIAS dropout voltage (2)
ICL
Current limit
IBIAS
Bias pin current
ISHDN
Shutdown supply current
(IGND)
IFB
Feedback pin current
Power-supply rejection
(VIN to VOUT)
PSRR
Power-supply rejection
(VBIAS to VOUT)
(NOM)
+ 0.3 ≤ VIN ≤ 5.5V
TYP
0.8
±0.5
0.03
%/V
50mA ≤ IOUT ≤ 1.5A
0.09
IOUT = 1.5A,
VBIAS – VOUT (NOM) ≥ 3.25V (3)
60
165
mV
IOUT = 1.5A, VIN = VBIAS
1.31
1.6
V
VOUT = 80% × VOUT (NOM)
2.0
VEN ≤ 0.4V
–1
%/A
5.5
A
1
2
mA
1
50
μA
0.150
1
μA
1kHz, IOUT = 1.5A,
VIN = 1.8V, VOUT = 1.5V
60
300kHz, IOUT = 1.5A,
VIN = 1.8V, VOUT = 1.5V
30
1kHz, IOUT = 1.5A,
VIN = 1.8V, VOUT = 1.5V
50
300kHz, IOUT = 1.5A,
VIN = 1.8V, VOUT = 1.5V
30
dB
dB
Noise
Output noise voltage
100Hz to 100kHz,
IOUT = 1.5A, CSS = 0.001μF
25 × VOUT
tSTR
Minimum startup time
RLOAD for IOUT = 1.0A, CSS = open
200
μs
ISS
Soft-start charging current
VSS = 0.4V
440
nA
VEN, HI
Enable input high level
1.1
5.5
VEN, LO
Enable input low level
0
0.4
VEN, HYS
Enable pin hysteresis
50
mV
VEN, DG
Enable pin deglitch time
20
μs
IEN
Enable pin current
VIT
PG trip threshold
VHYS
PG trip hysteresis
VPG,
IPG,
LO
LKG
PG output low voltage
PG leakage current
VEN = 5V
VOUT decreasing
85
μVRMS
V
0.1
1
μA
90
94
%VOUT
3
IPG = 1mA (sinking), VOUT < VIT
VPG = 5.25V, VOUT > VIT
V
0.1
%VOUT
0.3
V
1
μA
TA
Operating ambient
temperature
–40
+105
°C
TJ
Operating junction
temperature
–40
+125
°C
TSD
Thermal shutdown
temperature
(1)
(2)
(3)
4
Shutdown, temperature increasing
+165
Reset, temperature decreasing
+140
°C
Adjustable devices tested at 0.8V; resistor tolerance is not taken into account.
Dropout is defined as the voltage from VIN to VOUT when VOUT is 3% below nominal.
3.25V is a test condition of this device and can be adjusted by referring to Figure 8.
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
BLOCK DIAGRAM
IN
Current
Limit
BIAS
UVLO
OUT
Thermal
Limit
0.44mA
VOUT
R1
SS
CSS
Soft-Start
Discharge
0.8V
Reference
FB
PG
EN
Hysteresis
and Deglitch
R2
0.9 ´ VREF
GND
Table 1. Standard 1% Resistor Values for Programming the Output Voltage (1)
(1)
R1 (kΩ)
R2 (kΩ)
VOUT (V)
Short
Open
0.8
0.619
4.99
0.9
1.13
4.53
1.0
1.37
4.42
1.05
1.87
4.99
1.1
2.49
4.99
1.2
4.12
4.75
1.5
3.57
2.87
1.8
3.57
1.69
2.5
3.57
1.15
3.3
VOUT = 0.8 × (1 + R1/R2).
Table 2. Standard Capacitor Values for Programming the Soft-Start Time (1)
(1)
CSS
SOFT-START TIME
Open
0.1ms
270pF
0.5ms
560pF
1ms
2.7nF
5ms
5.6nF
10ms
0.01μF
18ms
tSS(s) = 0.8 × CSS(F)/4.4 × 10–7.
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
5
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
DEVICE INFORMATION
DRC PACKAGE
3mm x 3mm SON
(TOP VIEW)
IN 1
10 OUT
9 OUT
IN 2
PG 3
BIAS 4
EN 5
Thermal
Pad
8 FB
7 SS
6 GND
PIN DESCRIPTIONS
6
NAME
DRC (SON)
DESCRIPTION
IN
1, 2
EN
5
SS
7
Soft-Start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left
unconnected, the regulator output soft-start ramp time is typically 200μs.
BIAS
4
Bias input voltage for error amplifier, reference, and internal control circuits.
PG
3
Power Good pin. An open-drain, active-high output that indicates the status of VOUT. When VOUT
exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When VOUT is
below this threshold the pin is driven to a low-impedance state. A pull-up resistor from 10kΩ to
1MΩ should be connected from this pin to a supply of up to 5.5V. The supply can be higher than
the input voltage. Alternatively, the PG pin can be left unconnected if output monitoring is not
necessary.
FB
8
Feedback pin. The feedback connection to the center tap of an external resistor divider network
that sets the output voltage. This pin must not be left floating.
OUT
9, 10
Regulated output voltage. A small capacitor (total typical capacitance ≥ 2.2μF, ceramic) is
needed from this pin to ground to assure stability.
NC
N/A
No connection. This pin can be left floating or connected to GND to allow better thermal contact
to the top-side plane.
Input to the device.
Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into
shutdown mode. This pin must not be left unconnected.
GND
6
Ground
Thermal Pad
—
Should be soldered to the ground plane for increased thermal performance.
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
TYPICAL CHARACTERISTICS
At TJ = +25°C, VIN = VOUT(TYP) + 0.3V, VBIAS = 5V, IOUT = 50mA, VEN = VIN, CIN = 1μF, CBIAS = 4.7μF, and COUT = 10μF,
unless otherwise noted.
VBIAS LINE REGULATION
0.5
0.15
0.4
0.3
0.10
Change in VOUT (%)
Change in VOUT (%)
VIN LINE REGULATION
0.20
-40°C
0.05
0
+25°C
+125°C
-0.05
0.2
-40°C
0.1
0
-0.1
+125°C
+25°C
-0.2
-0.01
-0.3
-0.15
-0.4
-0.20
-0.5
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
0.5
5.0
1.0
1.5
2.0
2.5
3.0
VIN - VOUT (V)
VBIAS - VOUT (V)
Figure 3.
Figure 4.
LOAD REGULATION
3.5
4.0
LOAD REGULATION
1.2
0.5
0.4
0.3
Change in VOUT (%)
Change in VOUT (%)
1.0
0.8
0.6
0.4
0.2
+125°C
0.1
0
-40°C
+25°C
-0.1
-0.2
-0.3
0.2
-0.4
0
0
10
20
30
40
-0.5
0.05
50
1.0
1.5
IOUT (mA)
IOUT (A)
Figure 5.
Figure 6.
VIN DROPOUT VOLTAGE vs
IOUT AND TEMPERATURE (TJ)
VIN DROPOUT VOLTAGE vs
(VBIAS – VOUT) AND TEMPERATURE (TJ)
100
200
90
180
80
IOUT = 1.5A
160
+125°C
VDO (VIN - VOUT) (mV)
VDO (VIN - VOUT) (mV)
0.5
70
60
50
40
+25°C
30
20
140
120
+125°C
100
+25°C
80
60
40
-40°C
10
-40°C
20
0
0
0
0.5
1.0
1.5
1.0
IOUT (A)
1.5
2.0
2.5
3.0
3.5
4.0
4.5
VBIAS - VOUT (V)
Figure 7.
Figure 8.
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
7
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
TYPICAL CHARACTERISTICS (continued)
At TJ = +25°C, VIN = VOUT(TYP) + 0.3V, VBIAS = 5V, IOUT = 50mA, VEN = VIN, CIN = 1μF, CBIAS = 4.7μF, and COUT = 10μF,
unless otherwise noted.
VIN DROPOUT VOLTAGE vs
(VBIAS – VOUT) AND TEMPERATURE (TJ)
VBIAS DROPOUT VOLTAGE vs
IOUT AND TEMPERATURE (TJ)
200
2200
IOUT = 0.5A
180
2000
VDO (VBIAS - VOUT) (mV)
VDO (VIN - VOUT) (mV)
160
140
120
100
+25°C
80
+125°C
60
40
-40°C
1800
1600
+125°C
1400
1200
+25°C
1000
-40°C
800
20
600
0
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
0
4.5
0.5
VBIAS - VOUT (V)
Figure 10.
VBIAS PSRR vs FREQUENCY
VIN PSRR vs FREQUENCY
90
80
IOUT = 0.1A
IOUT = 1.5A
70
60
50
40
IOUT = 0.5A
30
VIN = 1.8V
VOUT = 1.2V
VBIAS = 5V
CSS = 1nF
20
10
0
10
Power-Supply Rejection Ratio (dB)
Power-Supply Rejection Ratio (dB)
90
80
70
IOUT = 100mA
60
50
40
30
20
VIN = 1.8V
VOUT = 1.2V
CSS = 1nF
10
0
100
1k
10k
100k
1M
10
10M
100
IOUT = 1.5A
1k
Frequency (Hz)
10k
70
1kHz
60
10kHz
50
40
100kHz
30
20
500kHz
10
0
0
0.25
0.50
0.75
1.00
1.25
10M
NOISE SPECTRAL DENSITY
1.50
1.75
2.00 2.25
Output Spectral Noise Density (mV/ÖHz)
VOUT = 1.2V
IOUT = 1.5A
CSS = 1nF
80
1M
Figure 12.
VIN PSRR vs (VIN – VOUT)
90
100k
Frequency (Hz)
Figure 11.
Power-Supply Rejection Ratio (dB)
1.5
IOUT (A)
Figure 9.
1
IOUT = 100mA
VOUT = 1.2V
CSS = 0nF
0.1
CSS = 10nF
CSS = 1nF
0.01
100
VIN - VOUT (V)
1k
10k
100k
Frequency (Hz)
Figure 13.
8
1.0
Figure 14.
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
TYPICAL CHARACTERISTICS (continued)
At TJ = +25°C, VIN = VOUT(TYP) + 0.3V, VBIAS = 5V, IOUT = 50mA, VEN = VIN, CIN = 1μF, CBIAS = 4.7μF, and COUT = 10μF,
unless otherwise noted.
BIAS PIN CURRENT vs
IOUT AND TEMPERATURE (TJ)
BIAS PIN CURRENT vs
VBIAS AND TEMPERATURE (TJ)
2.0
2.0
1.8
1.8
+125°C
1.6
1.6
1.4
1.4
IBIAS (mA)
IBIAS (mA)
+125°C
1.2
1.0
0.8
+25°C
1.0
0.8
+25°C
-40°C
0.6
1.2
0.6
-40°C
0.4
0.4
0.2
0.2
0
0
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
2.0
1.6
2.5
3.0
3.5
IOUT (A)
4.5
5.0
5.5
VBIAS (V)
Figure 15.
Figure 16.
SOFT-START CHARGING CURRENT (ISS) vs
TEMPERATURE (TJ)
LOW-LEVEL PG VOLTAGE vs CURRENT
1.0
500
0.9
VOL Low-Level PG Voltage (V)
475
450
ISS (nA)
4.0
425
400
375
350
325
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0
300
-50
-25
0
25
50
75
100
125
0
2
4
Junction Temperature (°C)
Figure 17.
8
10
12
Figure 18.
CURRENT LIMIT vs (VBIAS – VOUT)
4.0
VOUT = 0.8V
3.8
+125°C
3.6
Current Limit (A)
6
PG Current (mA)
3.4
3.2
3.0
-40°C
2.8
+25°C
2.6
2.4
2.2
2.0
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
VBIAS - VOUT (V)
Figure 19.
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
9
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
TYPICAL CHARACTERISTICS
At TJ = +25°C, VIN = VOUT(TYP) + 0.3V, VBIAS = 5V, IOUT = 1A, VEN = VIN = 1.8V, VOUT = 1.5V, CIN = 1μF, CBIAS = 4.7μF, and
COUT = 10μF, unless otherwise noted.
VBIAS LINE TRANSIENT
VIN LINE TRANSIENT
CSS = 1nF
COUT = 10mF (Ceramic)
COUT = 10mF (Ceramic)
100mV/div
100mV/div
COUT = 2.2mF (Ceramic)
100mV/div
CSS = 1nF
3.8V
5.0V
1V/div
1V/div
1V/ms
3.3V
1V/ms
1.8V
Time (50ms/div)
Time (50ms/div)
Figure 20.
Figure 21.
OUTPUT LOAD TRANSIENT RESPONSE
TURN-ON RESPONSE
COUT = 470mF (OSCON)
CSS = 0nF
100mV/div
COUT = 10mF (Ceramic)
100mV/div
CSS = 1nF
0.5V/div
VOUT
CSS = 2.2nF
COUT = 2.2mF (Ceramic)
100mV/div
1.2V
1.5A
CSS = 1nF
1A/div
1V/div
VEN
0V
1A/ms
50mA
Time (50ms/div)
Time (1ms/div)
Figure 22.
Figure 23.
POWER-UP/POWER-DOWN
VIN = VBIAS = VEN
1V/div
VPG (500mV/div)
VOUT
Time (20ms/div)
Figure 24.
10
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
APPLICATION INFORMATION
The TPS74801-Q1 belongs to a family of low dropout
regulators that feature soft-start capability. These
regulators use a low current bias input to power all
internal control circuitry, allowing the NMOS pass
transistor to regulate very low input and output
voltages.
The use of an NMOS-pass FET offers several critical
advantages for many applications. Unlike a PMOS
topology device, the output capacitor has little effect
on loop stability. This architecture allows the
TPS74801-Q1 to be stable with any capacitor type of
value 2.2μF or greater. Transient response is also
superior to PMOS topologies, particularly for low VIN
applications.
The TPS74801-Q1 features a programmable
voltage-controlled soft-start circuit that provides a
smooth, monotonic start-up and limits startup inrush
currents that may be caused by large capacitive
loads. A power good (PG) output is available to allow
supply monitoring and sequencing of other supplies.
An enable (EN) pin with hysteresis and deglitch
allows slow-ramping signals to be used for
sequencing the device. The low VIN and VOUT
capability allows for inexpensive, easy-to-design, and
efficient linear regulation between the multiple supply
voltages often present in processor-intensive
systems.
Figure 25 illustrates the typical application circuit for
the TPS74801-Q1 adjustable output device.
VIN
IN
CIN
1mF
PG
R3
BIAS
EN
VBIAS
TPS74801
R1
SS
CBIAS
1mF
VOUT
OUT
FB
GND
CSS
COUT
10mF
R2
(
VOUT = 0.8 ´ 1 +
R1
R2
)
Figure 25. Typical Application Circuit for the
TPS74801-Q1 (Adjustable)
R1 and R2 can be calculated for any output voltage
using the formula shown in Figure 25. Refer to
Table 1 for sample resistor values of common output
voltages. In order to achieve the maximum accuracy
specifications, R2 should be ≤ 4.99kΩ.
INPUT, OUTPUT, AND BIAS CAPACITOR
REQUIREMENTS
The device is designed to be stable for all available
types and values of output capacitors ≥ 2.2μF. The
device is also stable with multiple capacitors in
parallel, which can be of any type or value.
The capacitance required on the IN and BIAS pins
strongly depends on the input supply source
impedance. To counteract any inductance in the
input, the minimum recommended capacitor for VIN
and VBIAS is 1μF. If VIN and VBIAS are connected to
the same supply, the recommended minimum
capacitor for VBIAS is 4.7μF. Good quality, low ESR
capacitors should be used on the input; ceramic X5R
and X7R capacitors are preferred. These capacitors
should be placed as close the pins as possible for
optimum performance.
TRANSIENT RESPONSE
The TPS74801-Q1 was designed to have excellent
transient response for most applications with a small
amount of output capacitance. In some cases, the
transient response may be limited by the transient
response of the input supply. This limitation is
especially true in applications where the difference
between the input and output is less than 300mV. In
this case, adding additional input capacitance
improves the transient response much more than just
adding additional output capacitance would do. With
a solid input supply, adding additional output
capacitance reduces undershoot and overshoot
during a transient event; refer to Figure 22 in the
Typical Characteristics section. Because the
TPS74801-Q1 is stable with output capacitors as low
as 2.2μF, many applications may then need very little
capacitance at the LDO output. For these
applications, local bypass capacitance for the
powered device may be sufficient to meet the
transient requirements of the application. This design
reduces the total solution cost by avoiding the need
to use expensive, high-value capacitors at the LDO
output.
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
11
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
DROPOUT VOLTAGE
The TPS74801-Q1 offers very low dropout
performance, making it well-suited for high-current,
low VIN/low VOUT applications. The low dropout of the
TPS74801-Q1 allows the device to be used in place
of a dc/dc converter and still achieve good efficiency.
This provides designers with the power architecture
for their application to achieve the smallest, simplest,
and lowest cost solution.
There are two different specifications for dropout
voltage with the TPS74801-Q1. The first specification
(shown in Figure 26) is referred to as VIN Dropout and
is used when an external bias voltage is applied to
achieve low dropout. This specification assumes that
VBIAS is at least 3.25V (1) above VOUT, which is the
case for VBIAS when powered by a 5.0V rail with 5%
tolerance and with VOUT = 1.5V. If VBIAS is higher than
VOUT +3.25V (1), VIN dropout is less than specified.
BIAS
IN
Reference
VBIAS = 5V ±5%
VIN = 1.8V
VOUT = 1.5V
IOUT = 1.5A
Efficiency = 83%
OUT
VOUT
COUT
FB
Simplified Block Diagram
Figure 26. Typical Application of the
TPS74801-Q1 Using an Auxiliary Bias Rail
VIN
BIAS
IN
Reference
VBIAS = 3.3V ±5%
VIN = 3.3V ± 5V
VOUT = 1.5V
IOUT = 1.5A
Efficiency = 45%
OUT
VOUT
COUT
Figure 27. Typical Application of the
TPS74801-Q1 Without an Auxiliary Bias Rail
12
PROGRAMMABLE SOFT-START
The TPS74801-Q1 features a programmable,
monotonic, voltage-controlled soft-start that is set with
an external capacitor (CSS). This feature is important
for many applications because it eliminates power-up
initialization problems when powering FPGAs, DSPs,
or other processors. The controlled voltage ramp of
the output also reduces peak inrush current during
start-up, minimizing start-up transient events to the
input power bus.
To achieve a linear and monotonic soft-start, the
TPS74801-Q1 error amplifier tracks the voltage ramp
of the external soft-start capacitor until the voltage
exceeds the internal reference. The soft-start ramp
time depends on the soft-start charging current (ISS),
soft-start capacitance (CSS), and the internal
reference voltage (VREF), and can be calculated using
Equation 1:
(VREF ´ CSS)
tSS =
ISS
(1)
If large output capacitors are used, the device current
limit (ICL) and the output capacitor may set the
start-up time. In this case, the start-up time is given
by Equation 2:
(VOUT(NOM) ´ COUT)
tSSCL =
ICL(MIN)
(2)
where:
VOUT(NOM) is the nominal output voltage,
COUT is the output capacitance, and
ICL(MIN) is the minimum current limit for the device.
In applications where monotonic startup is required,
the soft-start time given by Equation 1 should be set
greater than Equation 2.
FB
Simplified Block Diagram
(1)
The second specification (shown in Figure 27) is
referred to as VBIAS Dropout and applies to
applications where IN and BIAS are tied together.
This option allows the device to be used in
applications where an auxiliary bias voltage is not
available or low dropout is not required. Dropout is
limited by BIAS in these applications because VBIAS
provides the gate drive to the pass FET; therefore,
VBIAS must be 1.6V above VOUT. Because of this
usage, IN and BIAS tied together easily consume
huge power. Pay attention not to exceed the power
rating of the IC package.
3.25V is a test condition of this device and can be adjusted by
referring to Figure 8.
The maximum recommended soft-start capacitor is
0.015μF. Larger soft-start capacitors can be used and
do not damage the device; however, the soft-start
capacitor discharge circuit may not be able to fully
discharge the soft-start capacitor when enabled.
Soft-start capacitors larger than 0.015μF could be a
problem in applications where it is necessary to
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
rapidly pulse the enable pin and still require the
device to soft-start from ground. CSS must be
low-leakage; X7R, X5R, or C0G dielectric materials
are preferred. Refer to Table 2 for suggested
soft-start capacitor values.
SEQUENCING REQUIREMENTS
VIN, VBIAS, and VEN can be sequenced in any order
without causing damage to the device. However, for
the soft-start function to work as intended, certain
sequencing rules must be applied. Connecting EN to
IN is acceptable for most applications, as long as VIN
is greater than 1.1V and the ramp rate of VIN and
VBIAS is faster than the set soft-start ramp rate. If the
ramp rate of the input sources is slower than the set
soft-start time, the output tracks the slower supply
minus the dropout voltage until it reaches the set
output voltage. If EN is connected to BIAS, the device
soft-starts as programmed, provided that VIN is
present before VBIAS. If VBIAS and VEN are present
before VIN is applied and the set soft-start time has
expired, then VOUT tracks VIN. If the soft-start time has
not expired, the output tracks VIN until VOUT reaches
the value set by the charging soft-start capacitor.
Figure 28 shows the use of an RC-delay circuit to
hold off VEN until VBIAS has ramped. This technique
can also be used to drive EN from VIN. An external
control signal can also be used to enable the device
after VIN and VBIAS are present.
NOTE: When VBIAS and VEN are present and VIN is
not supplied, this device outputs approximately 50μA
of current from OUT. Although this condition does not
cause any damage to the device, the output current
may charge up the OUT node if total resistance
between OUT and GND (including external feedback
resistors) is greater than 10kΩ.
VIN
IN
VOUT
OUT
R1
CIN
BIAS TPS74801
FB
EN
SS
COUT
R2
R
VBIAS
CBIAS
GND
C
CSS
Figure 28. Soft-Start Delay Using an RC Circuit to
Enable the Device
OUTPUT NOISE
The TPS74801-Q1 provides low output noise when a
soft-start capacitor is used. When the device reaches
the end of the soft-start cycle, the soft-start capacitor
serves as a filter for the internal reference. By using a
0.001μF soft-start capacitor, the output noise is
reduced by half and is typically 30μVRMS for a 1.2V
output (10Hz to 100kHz). Further increasing CSS has
little effect on noise. Because most of the output
noise is generated by the internal reference, the
noise is a function of the set output voltage. The RMS
noise with a 0.001μF soft-start capacitor is given in
Equation 3:
(
VN(mVRMS) = 25
mVRMS
V
)x V
OUT(V)
(3)
The low output noise of the TPS74801-Q1 makes it a
good choice for powering transceivers, PLLs, or other
noise-sensitive circuitry.
ENABLE/SHUTDOWN
The enable (EN) pin is active high and is compatible
with standard digital signaling levels. VEN below 0.4V
turns the regulator off, while VEN above 1.1V turns the
regulator on. Unlike many regulators, the enable
circuitry has hysteresis and deglitching for use with
relatively slowly ramping analog signals. This
configuration allows the TPS74801-Q1 to be enabled
by connecting the output of another supply to the EN
pin. The enable circuitry typically has 50mV of
hysteresis and a deglitch circuit to help avoid on-off
cycling as a result of small glitches in the VEN signal.
The enable threshold is typically 0.8V and varies with
temperature and process variations. Temperature
variation is approximately –1mV/°C; process variation
accounts for most of the rest of the variation to the
0.4V and 1.1V limits. If precise turn-on timing is
required, a fast rise-time signal must be used to
enable the TPS74801-Q1.
If not used, EN can be connected to either IN or
BIAS. If EN is connected to IN, it should be
connected as close as possible to the largest
capacitance on the input to prevent voltage droops on
that line from triggering the enable circuit.
POWER GOOD
The power good (PG) pin is an open-drain output and
can be connected to any 5.5V or lower rail through an
external pull-up resistor. This pin requires at least
1.1V on VBIAS in order to have a valid output. The PG
output is high-impedance when VOUT is greater than
VIT + VHYS. If VOUT drops below VIT or if VBIAS drops
below 1.9V, the open-drain output turns on and pulls
the PG output low. The PG pin also asserts when the
device is disabled. The recommended operating
condition of PG pin sink current is up to 1mA, so the
pull-up resistor for PG should be in the range of 10kΩ
to 1MΩ. If output voltage monitoring is not needed,
the PG pin can be left floating.
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
13
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
The TPS74801-Q1 features a factory-trimmed,
accurate current limit that is flat over temperature and
supply voltage. The current limit allows the device to
supply surges of up to 2A and maintain regulation.
The current limit responds in approximately 10μs to
reduce the current during a short-circuit fault.
The internal current limit protection circuitry of the
TPS74801-Q1 is designed to protect against overload
conditions. It is not intended to allow operation above
the rated current of the device. Continuously running
the TPS74801-Q1 above the rated current degrades
device reliability.
THERMAL PROTECTION
Thermal protection disables the output when the
junction temperature rises to approximately +160°C,
allowing the device to cool. When the junction
temperature cools to approximately +140°C, the
output circuitry is enabled. Depending on power
dissipation, thermal resistance, and ambient
temperature the thermal protection circuit may cycle
on and off. This cycling limits the dissipation of the
regulator, protecting it from damage as a result of
overheating.
Activation of the thermal protection circuit indicates
excessive
power
dissipation
or
inadequate
heatsinking.
For
reliable
operation,
junction
temperature should be limited to +125°C maximum.
To estimate the margin of safety in a complete design
(including
heatsink),
increase
the
ambient
temperature until thermal protection is triggered; use
worst-case loads and signal conditions. For good
reliability, thermal protection should trigger at least
+40°C above the maximum expected ambient
condition of the application. This condition produces a
worst-case junction temperature of +125°C at the
highest
expected
ambient
temperature
and
worst-case load.
The internal protection circuitry of the TPS74801-Q1
is designed to protect against overload conditions. It
is not intended to replace proper heatsinking.
Continuously running the TPS74801-Q1 into thermal
shutdown degrades device reliability.
R1 in Figure 25 should be connected as close as
possible to the load. If BIAS is connected to IN, it is
recommended to connect BIAS as close to the sense
point of the input supply as possible. This connection
minimizes the voltage drop on BIAS during transient
conditions and can improve the turn-on response.
Knowing the device power dissipation and proper
sizing of the thermal plane that is connected to the
thermal pad is critical to avoiding thermal shutdown
and ensuring reliable operation. Power dissipation of
the device depends on input voltage and load
conditions and can be calculated using Equation 4:
PD = (VIN - VOUT) ´ IOUT
(4)
Power dissipation can be minimized and greater
efficiency can be achieved by using the lowest
possible input voltage necessary to achieve the
required output voltage regulation.
The primary conduction path for heat is through the
exposed pad to the printed circuit board (PCB). The
pad can be connected to ground or be left floating;
however, it should be attached to an appropriate
amount of copper PCB area to ensure the device
does not overheat. The maximum junction-to-ambient
thermal resistance depends on the maximum ambient
temperature, maximum device junction temperature,
and power dissipation of the device and can be
calculated using Equation 5:
(+125°C - TA)
RqJA =
PD
(5)
Knowing the maximum RθJA, the minimum amount of
PCB copper area needed for appropriate heatsinking
can be estimated using Figure 29.
140
120
100
qJA (°C/W)
INTERNAL CURRENT LIMIT
www.ti.com
80
60
40
20
LAYOUT RECOMMENDATIONS AND POWER
DISSIPATION
An optimal layout can greatly improve transient
performance, PSRR, and noise. To minimize the
voltage drop on the input of the device during load
transients, the capacitance on IN and BIAS should be
connected as close as possible to the device. This
capacitance also minimizes the effects of parasitic
inductance and resistance of the input source and
can, therefore, improve stability. To achieve optimal
transient performance and accuracy, the top side of
14
0
0
Note:
1
2
4
5
7
3
6
Board Copper Area (in2)
8
9
10
θJA value at board size of 9in2 (that is, 3in ×
3in) is a JEDEC standard.
Figure 29. θJA vs Board Size
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
TPS74801-Q1
SLVSAI4A – OCTOBER 2010 – REVISED FEBRUARY 2011
www.ti.com
NOTE: When the device is mounted on an
application PCB, it is strongly recommended to use
ΨJT and ΨJB, as explained in the Estimating Junction
Temperature section.
ESTIMATING JUNCTION TEMPERATURE
Using the thermal metrics ΨJT and ΨJB, as shown in
the Thermal Information table, the junction
temperature can be estimated with corresponding
formulas (given in Equation 6). For backwards
compatibility, an older θJC,Top parameter is listed as
well.
YJT: TJ = TT + YJT · PD
YJB: TJ = TB + YJB · PD
By looking at Figure 30, the new thermal metrics (ΨJT
and ΨJB) have very little dependency on board size.
That is, using ΨJT or ΨJB with Equation 6 is a good
way to estimate TJ by simply measuring TT or TB,
regardless of the application board size.
12
NOTE: Both TT and TB can be measured on actual
application boards using a thermo-gun (an infrared
thermometer).
8
6
4
2
YJT
0
0
1
2
3
4
5
6
7
8
9
10
Board Copper Area (in2)
(6)
Where PD is the power dissipation shown by
Equation 4, TT is the temperature at the center-top of
the IC package, and TB is the PCB temperature
measured 1mm away from the IC package on the
PCB surface (see Figure 31).
YJB
10
YJT and YJB (°C/W)
Figure 29 shows the variation of θJA as a function of
ground plane copper area in the board. It is intended
only as a guideline to demonstrate the effects of heat
spreading in the ground plane and should not be
used to estimate actual thermal performance in real
application environments.
Figure 30. ΨJT and ΨJB vs Board Size
For a more detailed discussion of why TI does not
recommend using θJC(top) to determine thermal
characteristics, refer to application report SBVA025,
Using New Thermal Metrics, available for download
at www.ti.com. For further information, refer to
application report SPRA953, IC Package Thermal
Metrics, also available on the TI website.
For more information about measuring TT and TB, see
the application note SBVA025, Using New Thermal
Metrics, available for download at www.ti.com.
TT on top
of IC
(1)
TB on PCB
(2)
surface
1mm
Example DRC (SON) Package Measurement
(1)
TT is measured at the center of both the X- and Y-dimensional axes.
(2)
TB is measured below the package lead on the PCB surface.
Figure 31. Measuring Points for TT and TB
Submit Documentation Feedback
© 2010–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS74801-Q1
15
PACKAGE OPTION ADDENDUM
www.ti.com
1-Oct-2011
PACKAGING INFORMATION
Orderable Device
TPS74801TDRCRQ1
Status
(1)
Package Type Package
Drawing
ACTIVE
SON
DRC
Pins
Package Qty
10
3000
Eco Plan
(2)
Green (RoHS
& no Sb/Br)
Lead/
Ball Finish
MSL Peak Temp
(3)
Samples
(Requires Login)
CU NIPDAU Level-3-260C-168 HR
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TPS74801-Q1 :
• Catalog: TPS74801
NOTE: Qualified Version Definitions:
• Catalog - TI's standard catalog product
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
TPS74801TDRCRQ1
Package Package Pins
Type Drawing
SON
DRC
10
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
3000
330.0
12.4
Pack Materials-Page 1
3.3
B0
(mm)
K0
(mm)
P1
(mm)
3.3
1.1
8.0
W
Pin1
(mm) Quadrant
12.0
Q2
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TPS74801TDRCRQ1
SON
DRC
10
3000
367.0
367.0
35.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Mobile Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated