ETC ADC1390X

8BIT 125MSPS ADC
adc1390x
adc1390x
8BIT 125MSPS ADC
GENERAL DESCRIPTION
FEATURES
The adc1390x is a CMOS 8-bit A/D converter for
high performance network applications. It is a Folding,
Interpolation and Pipelined architecture.
The maximum conversion rate of adc1390x is
125MSPS and supply voltage is 3.3V single.
-
TYPICAL APPLICATIONS
Resolution : 8Bit
Differential Linearity Error : ±1.0 LSB
Integral Linearity Error : ±2.0 LSB
Maximum Conversion Rate : 125MSPS
Folding, Interpolation and Pipelined Scheme
Power Consumption : 258mW(Typ)
Power Supply : 3.3V Single
Operation Temperature Range : -40ºC ~85ºC
- Giga-bit Ethernet Phy, magnetic recording sampling
detectors, medical imagers, and digital transmission
links for telephone, cable, and terrestrial networks
FUNCTIONAL BLOCK DIAGRAM
VADD33A
VASS33A
VABB33A
AINT
AINC
preamps
fold1
fold2
lsb5b
REFT
3brom
REFB
PD
ITEST
3brom
mbias
msb5b
dclogic
ckgen
CLK
VADD33D
VASS33D
VABB33D
DO[7:0]
Ver 1.0 (Mar. 2002)
This datasheet is a preliminary version. No responsibility is
assumed by SEC for its use nor for any infringements of patents
or other rights of third parties that may result from its use. The
content of this datasheet is subject to change without any notice
SEC ASIC
1 / 8
Analog Core
8BIT 125MSPS ADC
adc1390x
CORE PIN DESCRIPTION
NAME
I/O TYPE
I/O PAD
PIN DESCRIPTION
AINT
AI
phia_abb
Analog Input +
AINC
AI
phia_abb
Analog Input -
REFT
AI
phia_abb
Reference Top (2.1V)
REFB
AI
phia_abb
Reference Bottom(1.2V)
ITEST
AO
phoa_abb
Current Test
CLK
DI
phicc_abb
Clock Input
PD
DI
phicc_abb
Power Down ( Active High )
DO[7]
DO
phob8_abb
Digital Output (MSB)
DO[6:0]
DO
phob8_abb
Digital Output (LSB)
VADD33A
AP
vdd33th_abb
Analog Power (3.3V)
VASS33A
AG
vssth_abb
Analog Ground
VABB33A
AG
vbbh_abb
Analog Sub Bias
VADD33D
DP
vdd33th_abb
VASS33D
DG
vssth_abb
Digital Ground
VABB33D
DG
vbbh_abb
Digital Sub Bias
I/O TYPE
-
AI : Analog Input
DI : Digital Input
AO : Analog Output
DO : Digital Output
AB : Analog Bidirectional
DB : Digital Bidirectional
-
AP
DP
AG
DG
:
:
:
:
Analog Power
Digital Power
Analog Ground
Digital Ground
Digital Power (3.3V)
CORE CONFIGURATION
VADD33A
VABB33A
VASS33A
AINT
AINC
REFT
REFB
adc1390x
CLK
PD
DO[7:0]
VASS33D
VADD33D
VABB33D
ITEST
SEC ASIC
2 / 8
Analog Core
8BIT 125MSPS ADC
adc1390x
ABSOLUTE MAXIMUM RATINGS
Characteristic
Symbol
Value
Unit
Supply Voltage
VADD33A
4.5
V
Analog Input Voltage
AINT,AINC
VASS33A to VADD33A
V
Digital Input Voltage
CLK
VASS33A to VADD33A
V
VOH , VOL
VASS33A to VADD33A
V
-45 to 150
ºC
Digital Output Voltage
Storage Temperature Range
Tstg
NOTES
1. ABSOLUTE MAXIMUM RATING specifies the values beyond which the device may be damaged permanently.
Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect reliability. Each
condition value is applied with the other values kept within the following operating conditions and function
operation under any of these conditions is not implied.
2. All voltages are measured with respect to VASS33A unless otherwise specified.
3. 100pF capacitor is discharged through a 1.5KΩ resistor (Human body model)
RECOMMENDED OPERATING CONDITIONS
Symbol
Min
Typ
Max
Unit
Supply Voltage
VADD33A - VASS33A
VADD33A - VASS33A
3.15
3.3
3.45
V
Supply Voltage Difference
VADD33A - VADD33D
-0.1
0.0
0.1
V
REFT
REFB
-
2.1
1.2
-
V
Analog Input Voltage
VIN(AINT-AINC)
-
1.2
Operating Temperature
Topr
-40
-
Characteristics
Reference Input Voltage(Externally)
Vp-p
85
ºC
NOTES
1. It is strongly recommended that all the supply pins (VADD33A, VADD33D) be powered from the same source to
avoid power latch-up.
SEC ASIC
3 / 8
Analog Core
8BIT 125MSPS ADC
DC
adc1390x
ELECTRICAL CHARACTERISTICS
Symbol
Min
Typ
Max
Unit
-
-
-
8
Bits
Reference Current
IREF
-
2
3
mA
Differential Linearity Error
DLE
-
-
±1.0
LSB
AINT : 1.35V ~ 1.95V
AINC : 1.95V ~ 1.35V
(Ramp Input)
Integral Linearity Error
ILE
-
-
±2.0
LSB
Fck : 1MHz
Bottom Offset Voltage Error
EOB
-
-
10
LSB
Top Offset Voltage Error
EOT
-
-
10
LSB
Unit
Characteristics
Resolution
Conditions
-
NOTES
1. Converter Specifications (unless otherwise specified)
VADD33A=3.3V VADD33D=3.3V
VASS33A=GND VASS33D=GND
Ta=25ºC
AC ELECTRICAL
CHARACTERISTICS
Characteristics
Symbol
Min
Typ
Max
Maximum Conversion Rate
fc
-
-
125
Dynamic Supply Current
Ivdd
-
80
90
mA
fc=125MHz
(without system load)
Signal-to-Noise Distortion Ratio
SNDR
42
44
-
dB
AINT,AINC = 5MHz
fc = 125MHz
Signal-to-Noise Distortion Ratio
SNDR
30
42
-
dB
AINT,AINC = 62.5MHz
fc = 125MHz
SEC ASIC
4 / 8
Conditions
MSPS source resolution > 12bit
Analog Core
8BIT 125MSPS ADC
adc1390x
Timing Diagram
AIN(AINT-AINC)
D1
2
D2
D3
D4
D5
ADC Clock
(125MHz)
(125MHz)
D1
ADC Out
Data Latency : 20.9nsec
SEC ASIC
D2
D3
D4
D5
D5
0.9
0.9nsec
5 / 8
Analog Core
8BIT 125MSPS ADC
CORE
EVALUATION
adc1390x
GUIDE
1. ADC function is evaluated by external check on the bidirectional pads connected to input nodes of
HOST DSP back-end circuit.
2. The reference voltages may be biased internally through resistor divider.
AINT
AINC
2.1V
1.2V
REFT
REFB
NOTES
: 10uF Electronic Capacitor
unless Otherwise Specified
: 0.1uF Ceramic Capacitor
unless Otherwise Specified
Digital Mux
Power Used
:VADD33A,VASS33A,VABB33A
VADD33D,VASS33D,VABB33D
adc1390x
DO[7:0]
HOST
DSP
CORE
DO[7:0]
CLK
PD
DO[7:0]
Bidirectional
PAD
(ADC Function Test &
externally forced Digital Input)
SEC ASIC
6 / 8
Analog Core
8BIT 125MSPS ADC
adc1390x
PHANTOM CELL INFORMATION
- Pins of the core can be assigned externally (Package pins) or internally (internal ports) depending
on design methods.
The term "External" implies that the pins should be assigned externally like power pins.
The term "External/internal" implies that the applications of these pins depend on the user.
REFB
REFT
AVDD33A
AVDD33A
AVDD33A
AVBB33A
AVBB33A
AVSS33A
Pin Name
Pin Usage
Pin Layout Guide
AVDD33A
External
- Maintain the large width of lines as
AVSS33A
External
AVBB33A
External
AVDD33D
External
AVSS33D
AVSS33A
AVSS33A
External
- place the port positions to minimize
the length of power lines.
- Do not merge the analog powers
with anoter power from other blocks.
AVBB33D
External
- Use good power and ground source
on board.
INP
adc1390x
INN
INP
External/Internal - Do not overlap with digtal lines.
INN
External/Internal - Maintain the shotest path to pads.
REFB
External/Internal - Maintain the larger width and the
shorter length as far as the pads.
External/Internal - Separate from all other digital lines.
CLK
External/Internal - Separate from all other analog signals
REFT
ITEST
SEC ASIC
DO[6]
DO[7]
DO[4]
DO[5]
DO[3]
DO[0]
DO[1]
DO[2]
VABB33D
VABB33D
VADD33D
PD
CLK
far as the pads.
PD
External/Internal
DO[7]
External/Internal
DO[6]
External/Internal
DO[5]
External/Internal
DO[4]
External/Internal
DO[3]
External/Internal
DO[2]
External/Internal
DO[1]
External/Internal
DO[0]
External/Internal
7 / 8
- Separated from the analog clean
signals if possible.
- Do not exceed the length by
1,000um.
Analog Core
8BIT 125MSPS ADC
FEEDBACK
adc1390x
REQUEST
It should be quite helpful to our ADC core development if you specify your system requirements on
ADC in the following characteristic checking table and fill out the additional questions.
We appreciate your interest in our products. Thank you very much.
Characteristic
Min
Typ
Max
Unit
Analog Power Supply Voltage
V
Digital Power Supply Voltage
V
Bit Resolution
Bit
Reference Input Voltage
V
Analog Input Voltage
Vpp
Operating Temperature
ºC
Integral Non-linearity Error
LSB
Differential Non-linearity Error
LSB
Bottom Offset Voltage Error
mV
Top Offset Voltage Error
mV
Maximum Conversion Rate
Remarks
MSPS
Dynamic Supply Current
mA
Power Dissipation
mW
Signal-to-noise Ratio
dB
Pipeline Delay
CLK
Digital Output Format
(Provide detailed description &
timing diagram)
1. Between single input-output and differential input-output configurations, which one is suitable for your
system and why?
2. Please comment on the internal/external pin configurations you want our ADC to have, if you have
any reason to prefer some type of configuration.
3. Freely list those functions you want to be implemented in our ADC, if you have any.
SEC ASIC
8 / 8
Analog Core