FUJITSU SEMICONDUCTOR DATA SHEET DS04-21351-1E ASSP Dual Serial Input PLL Frequency Synthesizer MB15F05L ■ DESCRIPTION The Fujitsu MB15F05L is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 1800MHz and a 233.15MHz prescalers. A 64/65 or a 128/129 for the 1800MHz prescaler, and a 16/17 for the 233.15MHz prescaler can be selected that enables pulse swallow operation. The latest BiCMOS process technology is used, resuItantly a supply current is limited as low as 5.0mA typ. at a supply voltage of 3.0V. Furthermore, a super charger circuit is included to provide a fast tuning as well as low noise performance. As a result of this, MB15F05L is ideally suitable for digital mobile communications, such as PHS(Personal Handy Phone System). ■ FEATURES • • • • • • • High frequency operationRF synthesizer: 1800MHz max. / IF synthesizer: 233.15MHz fixed Low power supply voltage: VCC = 2.7 to 3.6V Very Low power supply current : ICC = 5.0 mA typ. (Vcc = 3V) Power saving function : Supply current at power saving mode Typ.0.1µA (Vcc=3V), Max.10µA (IPS1=IPS2) Dual modulus prescaler : 1800MHz prescaler(64/65,128/129) Serial input 14–bit programmable reference divider: R = 5 to 16,383 Serial input 18–bit programmable divider consisting of: - Binary 7–bit swallow counter: 0 to 127 - Binary 11–bit programmable counter: 5 to 2,047 • On–chip high performance charge pump circuit and phase comparator, achieving high–speed lock–up and low phase noise • On–chip phase control for phase comparator • Wide operating temperature: Ta = -40 to 85˚C ■ PACKAGES 16-pin, Plastic SSOP (FPT-16P-M05) 16-pin,plastic BCC (LCC-16P-M03) MB15F05L ■ PIN ASSIGNMENTS SSOP-16pin GNDRF 1 16 Clock OSCin 2 15 Data GNDIF 3 14 LE finIF 4 TOP 13 VIEW 5 12 VccRF LD/fout 6 11 XfinRF PSIF 7 10 PSRF DoIF 8 9 DoRF VccIF finRF (FPT-16P-M05) BCC-16pin GNDRF Clock OSCin 1 GNDIF 2 finIF 3 16 15 14 Data 13 LE 12 finRF TOP VIEW VCCIF 4 11 VCCRF LD/fout 5 10 XinRF PSIF 6 9 PSRF 7 8 DOIF DORF (LCC-16P-M03) 2 MB15F05L ■ PIN DESCRIPTION Pin No. Pin name I/O Descriptions SSOP16 BCC16 1 16 GNDRF – Ground for RF–PLL section. 2 1 OSCin I The programmable reference divider input. TCXO should be connected with a AC coupling capacitor. 3 2 GNDIF – Ground for the IF-PLL section. 4 3 finIF I Prescaler input pin for the IF-PLL. The connection with VCO should be AC coupling. 5 4 VccIF – Power supply voltage input pin for the IF-PLL section. O Lock detect signal output (LD) / phase comparator monitoring output (fout) The output signal is selected by a LDS bit in a serial data. LDS bit = ”H” ; outputs fout signal LDS bit = ”L” ; outputs LD signal 6 5 LD/fout 7 6 PSIF I Power saving mode control for the IF-PLL section. This pin must be set at ”L” Power-ON. (Open is prohibited.) PSIF = ”H” ; Normal mode PSIF = ”L” ; Power saving mode 8 7 DoIF O Charge pump output for the IF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit. 9 8 DoRF O Charge pump output for the RF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit. 10 9 PSRF I Power saving mode control for the RF-PLL section. This pin must be set at ”L” Power-ON. (Open is prohibited.) PSRF = ”H” ; Normal mode PSRF = ”L” ; Power saving mode 11 10 XfinRF I Prescaler complimentary input for the RF-PLL section. This pin should be grounded via a capacitor. 12 11 VccRF – Power supply voltage input pin for the RF-PLL section, the shift register and the oscillator input buffer. When power is OFF, latched data of RFPLL is cancelled. 13 12 finRF I Prescaler input pin for the RF-PLL. The connection with VCO should be AC coupling. I Load enable signal input (with the schmitt trigger circuit.) When LE is ”H”, data in the shift register is transferred to the corresponding latch according to the control bit in a serial data. 14 13 LE 15 14 Data I Serial data input (with the schmitt trigger circuit.) A data is transferred to the corresponding latch (IF-ref counter, IF-prog. counter, RF-ref. counter, RF-prog. counter) according to the control bit in a serial data. 16 15 Clock I Clock input for the 23-bit shift register (with the schmitt trigger circuit.) One bit data is shifted into the shift register on a rising edge of the clock. 3 MB15F05L ■ BLOCK DIAGRAM VccIF 5 7 PSIF Intermittent mode control Swallow counter Programmable counter(IF–PLL) (IF–PLL) N = 291 A=7 (IF–PLL) fpIF GNDIF 3 Phase comp. Charge Super pump charger (IF–PLL) (IF–PLL) 8 DoIF Prescaler finIF 4 (IF–PLL) 16/17 Lock Det. 14bit latch Reference counter(IF–PLL) (R=384) (IF–PLL) LDIF frIF 2 OSCin AND LD frIF frRF fpIF fpRF OR T1 T2 Binary 14-bit programmable ref. counter(RF–PLL) Selector frRF 6 LD/fout LDRF 2-bit latch finRF 13 11 XfinRF Lock Det. Prescaler (RF–PLL) (RF–PLL) 64/65, 128/129 LDS SWRF FCRF PSRF 10 14-bit latch Intermittent mode control (RF–PLL) 3-bit latch (RF–PLL) LE 14 Schmitt circuit Data 15 Schmitt circuit Clock 16 Schmitt circuit Binary 7-bit swallow counter 7-bit latch Binary 11-bit programmable counter(RF–PLL) 4 fpRF 11-bit latch Latch selector C C N N 1 2 23-bit shift register 12 Note: SSOP-16pin Phase comp. VCCRF 1 GNDRF Charge Super pump charger (RF–PLL) 9 DoRF MB15F05L ■ ABSOLUTE MAXIMUM RATINGS Parameter Symbol Rating Unit VCC –0.5 to +4.0 V Input voltage VI –0.5 to VCC +0.5 V Output voltage VO –0.5 to VCC +0.5 V Io -10 to +10 mA Except Do Ido -25to+25 mA Do output TSTG –55 to +125 °C Power supply voltage Output Current Storage temperature Remark WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings. ■ RECOMMENDED OPERATING CONDITIONS Parameter Symbol Value Unit Min Typ Max VCC 2.7 3.0 3.6 V Input voltage Vi GND – VCC V Operating temperature Ta –40 – +85 °C Power supply voltage Note WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device’s electrical characteristics are warranted when operated within these ranges. Always yse semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with repect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand. Handling Precautions • This device should be transported and stored in anti-static containers. • This is a static-sensitive device; take proper anti-ESD precautions. Ensure that personnel and equipment are properly grounded. Cover workerbenches with grounded conductive mats. • Always turn the power supply off before inserting or removing the device from its socket. • Protect leads with a conductive sheet when handling or transporting PC boards with devices. 5 MB15F05L ■ ELECTRICAL CHARACTERISTICS Parameter Symbol ICCIF*1 finIF = 233.15MHz, fosc = 19.2MHz – 1.5 – ICCRF*2 finRF = 1800MHz, fosc = 19.2MHz – 3.5 – IpsIF VccIF current at PSIF =”L” – 0.1*3 10 IpsRF VccRF current at PSIF/RF =”L” – 0.1*3 10 finIF IF–PLL 233.15MHz(fosc=19.2MHz,fr=50kHz) finRF RF–PLL 100 – 1800 OSCin fOSC – – 19.2 – finIF VfinIF IF–PLL, 50Ω termination –10 – +2 dBm finRF VfinRF RF–PLL, 50Ω termination –10 – +2 dBm OSCin VOSC – 0.5 – VCC Vp-p Data, Clock, LE VIH VCCx0.7 + 0.4 – – VIL Schmitt trigger input – – VCCx0.3– 0.4 PSIF, PSRF VIH – VCCx0.7 – VIL – – – Data, Clock, LE, PSIF, PSRF IIH*5 –1.0 IIL*5 –1.0 – +1.0 IIH 0 – +100 IL*5 –100 – 0 VCC–0.4 – – – VCC–0.4 – Power supply current Power saving current finIF*3 Operating frequency Input sensitivity Input voltage Input current fin RF*3 OSCin LD/fout Output voltage DoIF, DoRF High impedance cutoff current Condition (Vcc=2.7V to 3.6V, Ta=-40°C to +85°C) Value Unit Min. Typ. Max. DoIF, DoRF Schmitt trigger input I VOH IOH = –1.0mA VOL IOL = 1.0mA mA µA VCCx0.3 MHz V V +1.0 0.4 VDOH IDOH = –1.0mA VDOL IDOL = 1.0mA – – 0.4 IOFF VCC=3.0V, VOFF=GND to VCC – – 3.0 µA µA V V nA (Continued) 6 MB15F05L (Continued) Parameter Symbol LD/fout Output current DoIF, DoRF *1: *2: *3: *4: *5: Condition (Vcc=2.7V to 3.6V, Ta=-40°C to +85°C) Value Unit Min. Typ. Max. IOH*5 Vcc = 3.0V –1.0 – – IOL Vcc = 3.0V – – 1.0 –11 – –6 8 – 15 IDOH*5 Vcc = 3.0V, VDOH = 2.0V , Ta=25°C Vcc = 3.0V, VDOL = 1.0V, Ta=25°C Conditions ; VccIF = 3V, Ta = 25°C, in locking state. Conditions ; VccRF = 3V, Ta = 25°C, in locking state. fosc = 19.2 MHz , Vcc = 3.0V, Ta = 25°C, in locking state. AC coupling with a 1000pF capacitor connected. The symbol "-"(minus) means direction of current flow. IDOL mA mA 7 MB15F05L ■ FUNCTIONAL DESCRIPTIONS The divide ratio can be calculated using the following equation: fVCO = {(P x N) + A} x fOSC ÷ R (A < N) Output frequency of external voltage controlled oscillator (VCO) fVCO: P: Preset divide ratio of dual modulus prescaler (16 for IF-PLL, 64 or 128 for RF-PLL) N: Preset divide ratio of binary 11-bit programmable counter (5 to 2,047) A: Preset divide ratio of binary 7-bit swallow counter (0≤ A ≤ 127) fOSC: Reference oscillation frequency R: Preset divide ratio of binary 14-bit programmable reference counter (5 to 16,383) Note: P = 16, N = 291, A = 7, R = 384, fOSC = 19.2 MHz, fVCO = 233.15 MHz, fr = 50 kHz (Fixed) IF-PLL Serial Data Input Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of IF/RF–PLL sections, programmable reference dividers of IF/RF PLL sections are controlled individually. Serial data of binary data is entered through Data pin. On rising edge of clock, one bit of serial data is transferred into the shift register. When load enable signal is high, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting. Table1. Control Bit Control bit Destination of serial data CN1 CN2 H L The programmable reference counter for the RF-PLL. H H The programmable counter and the swallow counter for the RF-PLL Shift Register Configuration Programmable Reference Counter LSB MSB Data Flow 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 C N 1 C N 2 T 1 T 2 R 1 R 2 R 3 R 4 R 5 R 6 R 7 R 8 R R R R R R 9 10 11 12 13 14 X X X X X CN1, 2 : Control bit [Table. 1] R1 to R14: Divide ratio setting bits for the programmable reference counter (5 to 16,383) [Table. 2] T1, 2 : Test purpose bit [Table.3] X : Dummy bits(Set "0" or "1") NOTE: Data input with MSB first. 8 MB15F05L Programmable Counter LSB MSB Data Flow 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 C N 1 C N 2 L D S S W F C A 1 A 2 A 3 A 4 A 5 A 6 A 7 N 1 N 2 N 3 N 4 N 5 N 6 N 7 N 8 N 9 N 10 N 11 RF RF CN1, 2 N1 to N11 A1 to A7 SWRF FCRF LDS : Control bit : Divide ratio setting bits for the programmable counter (5 to 2,047) : Divide ratio setting bits for the swallow counter (0 to 127) : Divide ratio setting bit for the RF prescaler0 : Phase control bit for the RF phase detector : LD/fout signal select bit [Table. 1] [Table. 4] [Table. 5] [Table. 6} [Table. 7] [Table. 8] Note: Data input with MSB first. Table2. Binary 14-bit Programmable Reference Counter Data Setting Divide ratio (R) R 14 R 13 R 12 R 11 R 10 R 9 R 8 R 7 R 6 R 5 R 4 R 3 R 2 R 1 5 0 0 0 0 0 0 0 0 0 0 0 1 0 1 6 0 0 0 0 0 0 0 0 0 0 0 1 1 0 · · · · · · · · · · · · · · · 16383 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Note: • Divide ratio less than 5 is prohibited. Table.3 Test Purpose Bit Setting T 1 T 2 LD/fout pin state L L Outputs frIF. H L Outputs frRF. L H Outputs fpIF. H H Outputs fpRF. 9 MB15F05L Table.4 Binary 11-bit Programmable Counter Data Setting Divide ratio (N) N 11 N 10 N 9 N 8 N 7 N 6 N 5 N 4 N 3 N 2 N 1 5 0 0 0 0 0 0 0 0 1 0 1 6 0 0 0 0 0 0 0 0 1 1 0 · · · · · · · · · · · · 2047 1 1 1 1 1 1 1 1 1 1 1 Note: • Divide ratio less than 5 is prohibited. Table.5 Binary 7-bit Swallow Counter Data Setting Divide ratio (A) A 7 A 6 A 5 A 4 A 3 A 2 A 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 · · · · · · · · 127 1 1 1 1 1 1 1 Note: • Divide ratio (A) range = 0 to 127 Table. 6 Prescaler Data Setting Prescaler divide ratio RF-PLL SW = ”H” SW = ”L” 64/65 128/129 Table. 7 Phase Comparator Phase Switching Data Setting Phase Comparator input FCRF = H FCRF = L FCIF = H DoRF Phase Comparator input DoRF fr > fp H L fr > fp H fr = fp Z Z fr = fp Z fr < fp L H fr < fp L VCO polarity (1) (2) • • DoIF Z = High–impedance Depending upon the VCO and LPF polarity, FC bit should be set. (1) VCO Output Frequency (2) VCO Input Voltage 10 MB15F05L Table. 8 LD/fout Output Select Data Setting LDS LD/fout output signal H fout signals L LD signal Serial Data Input Timing 1st. data 2nd. data Control bit Data MSB Invalid data LSB Clock t1 t2 t5 t4 t7 LE t3 t6 On rising edge of the clock, one bit of the data is transferred into the shift register. Parameter Min Typ. Max Unit Parameter Min Typ Max Unit t1 20 – – ns t5 30 – – ns t2 20 – – ns t6 100 – – ns t3 30 – – ns t7 100 – – ns t4 20 – – ns 11 MB15F05L ■ PHASE DETECTOR OUTPUT WAVEFORM frIF/RF fpIF/RF tWU tWL LD (FC bit = High) H DoIF/RF Z L (FC bit = Low) DoIF/RF Z LD Output Logic Table RF–PLL section LD output Locking state / Power saving state Locking state / Power saving state H Locking state / Power saving state Unlocking state L Unlocking state Locking state / Power saving state L Unlocking state Unlocking state L IF–PLL section Note: •Phase error detection range = −2π to +2π •Pulses on DoIF/RF signals are output to prevent dead zone. •LD output becomes low when phase error is tWU or more. •LD output becomes high when phase error is tWL or less and continues to be so for three cycles or more. •tWU and tWL depend on OSCin input frequency as follows. tWU > 4/fosc: i.e. tWU > 312.5ns when foscin = 12.8 MHz tWL < 8/fosc: i.e. tWL < 625.0ns when foscin = 12.8 MHz 12 MB15F05L ■ POWER SAVING MODE (INTERMITTENT MODE CONTROL CIRCUIT) Setting a PSIF(RF) pin to Low, IF-PLL (RF-PLL) enters into power saving mode resultant current consumption can be limited to 10µA (typ.). Setting PS pin to High, power saving mode is released so that the device works normally. In addition, the intermittent operation control circuit is included which helps smooth start up from stand by mode. In general, the power consumption can be saved by the intermittent operation that powering down or waking up the synthesizer. Such case, if the PLL is powered up uncontrolled, the resulting phase comparator output signal is unpredictable due to an undefined phase relation between reference frequency (fr) and comparison frequency (fp) and may in the worst case take longer time for lock up of the loop. To prevent this, the intermittent operation control circuit enforces a limited error signal output of the phase detector during power up. Thus keeping the loop locked. PS pin must be set “L” at Power-ON. Allow 1 µs after frequency stabilization on power-up for exiting the power saving mode (PS: L to H) Serial data can be entered during the power saving mode. During the power saving mode, the corresponding section except for indispensable circuit for the power saving function stops working, then current consumption is reduced to 10µA per one PLL section. At that time, the Do and LD become the same state as when a loop is locking. That is, the Do becomes high impedance. A VCO control voltage is naturally kept at the locking voltage which defined by a LPF’s time constant. As a result of this, VCO’s frequency is kept at the locking frequency. PSRF IF-PLL counters RF-PLL counters OSC input buffer PSIF L L OFF OFF OFF H L ON OFF ON L H OFF ON ON H H ON ON ON ON Vcc Clock Data LE PS (1) (2) (3) (1) PS = L (power saving mode) at Power-ON (2)Set serial data after power supply remains stable. (3)Release saving mode(PS : L → H) after setting serial data. 13 MB15F05L ■ TEST CIRCUIT (Prescaler Input/Programmable Reference Divider Input Sensitivity Test) fout Oscilloscope VccIF 1000pF 0.1µF P.G 50Ω 1000pF GND P.G 8 50Ω 7 6 5 3 4 2 1 15 16 MB15F05L 9 10 11 12 13 14 P.G 50Ω 1000pF Controller (divide ratio setting) VccRF 1000pF Note: SSOP-16pin 14 0.1µF MB15F05L ■ TYPICAL CHARACTERISTICS 1. fin Input Sensitivity Vfin RF vs. fin RF 10 5 Ta=+25˚C 0 Spec Vfin RF (dBm) –5 –10 –15 –20 –25 V CC=2.7 V V CC=3.0 V V CC=3.6 V –30 –35 –40 0 1000 2000 3000 4000 fin RF (MHz) Vfin IF vs. fin IF 10 5 Ta=+25˚C 0 Spec Vfin IF (dBm) –5 –10 –15 –20 –25 V CC=2.7 V V CC=3.0 V V CC=3.6 V –30 –35 –40 0 200 400 600 800 1000 fin IF (MHz) 2. OSCIN Input Characteristics Vfosc vs. fosc 10 5 Ta=+25˚C Spec 0 –5 VOSC (dBm) –10 –15 –20 –25 –30 –35 V CC=2.7 V V CC=3.0 V V CC=3.6 V –40 –45 –50 0 10 20 30 40 50 60 70 80 90 100 fOSC (MHz) 15 MB15F05L 3. DoRF Output Current I DOH vs. V DOH V CC=3 V Ta=+25˚C “H” level output voltage V DOH (V) 5.000 .0000 .0000 —25.00 “H” level output current I DOH (mA) I DOL vs. V DOL 5.000 “L” level output voltage V DOL (V) V CC=3 V Ta=+25˚C .0000 .0000 25.00 “L” level output current I DOL (mA) 16 MB15F05L 4. DoIF Output Current I DOH vs. V DOH V CC=3 V Ta=+25˚C ”H” level output voltage V DOH (V) 5.000 .0000 .0000 —25.00 “H” level output current I DOH (mA) I DOL vs. V DOL V CC=3 V Ta=+25˚C “L” level output voltage V DOL (V) 5.000 .0000 .0000 25.00 “L” level output current I DOL (mA) 17 MB15F05L 5. Input Impedance RF 1: 22.813Ω –148.95Ω 500 MHz 2: 11.514Ω –58.979Ω 1 GHz 3: 11.113Ω –20.492Ω 1.5 GHz 4: 12.73Ω 3.835Ω 1.8 GHz 4 3 1 2 START 100.000 000 MHz STOP 2 000.000 000 MHz IF 1 1: 806.94Ω –913.44Ω 50 MHz 2: 59.906Ω –310.06Ω 250 MHz 3: 91.266Ω –385.05Ω 200 MHz 4: 27.93Ω –193.24Ω 400 MHz 2 4 START 50.000 000 MHz 3 STOP 500.000 000 MHz (Continued) 18 MB15F05L (Continued) OSC IN 1: 6.621kΩ –23.723kΩ 3 MHz 2: 301.25Ω –6.1863kΩ 10 MHz 3: 160.13Ω –2.964kΩ 20MHz 4: 79.56Ω –1.548kΩ 40MHz 4 3 START 100.000 000 MHz STOP 50.000 000 MHz 19 MB15F05L ■ APPLICATION EXAMPLE Output LPF VCO 3V from controller 1000 pF 0.1µF 1000 pF Clock Data LE finRF 16 15 14 13 VccRF XfinRF PSRF DoRF 12 11 10 9 MB15F05L 1 2 GNDRF OSCIN 3 4 5 6 7 8 GNDIF finIF VccIF LD/fout PSIF DoIF 3V 1000 pF Lock Det. 1000 pF 0.1µF TCXO Output VCO LPF Clock, Data, LE: Schmitt trigger circuit is provided (insert a pull-down or pull-up resistor to prevent oscillation when open-circuited in the input). Note: SSOP-16pin 20 MB15F05L ■ ORDERING INFORMATION Part number Package MB15F05L PFV 16pin, Plastic SSOP (FPT-16P-M05) MB15F05L PV 16pin, Plastic BCC (LCC-16P-M03) Remarks 21 MB15F05L ■ PACKAGE DIMENSIONS 16 pins, Plastic SSOP (FPT-16P-M05) * : These dimensions do not include resin protrusion. +0.20 * 5.00±0.10(.197±.004) 1.25 –0.10 +.008 .049 –.004 0.10(.004) INDEX *4.40±0.10 (.173±.004) 0.65±0.12 (.0256±.0047) 4.55(.179)REF C 1994 FUJITSU LIMITED F16013S-2C-4 +0.10 0.22 –0.05 +.004 .009 –.002 6.40±0.20 (.252±.008) 5.40(.213) NOM "A" +0.05 0.15 –0.02 +.002 .006 –.001 Details of "A" part 0.10±0.10(.004±.004) (STAND OFF) 0 10° 0.50±0.20 (.020±.008) Dimensions in mm (inches) (Continued) 22 MB15F05L 16 pins, Plastic BCC (LCC-16P-M03) * : These dimensions do not include resin protrusion. 4.55±0.10 (.179±.004) 14 3.40(.134)TYP 0.80(.032)MAX 9 (Mounting height) 0.65(.026)TYP 9 14 0.40±0.10 (.016±.004) 3.25(.128) TYP 4.20±0.10 (.165±.004) 45˚ "A" 1.55(.061)TYP "B" 0.80(.032) TYP 1 E-MARK 6 0.40(.016) 0.325±0.10 (.013±.004) 6 0.085±0.040 (.003±.002) (STAND OFF) Details of "A" part 1.725(.068) TYP 1 Details of "B" part 0.75±0.10 (.030±.004) 0.60±0.10 (.024±.004) 0.05(.002) 0.40±0.10 (.016±.004) C 1996 FUJITSU LIMITED C16014S-1C-1 0.60±0.10 (.024±.004) Dimensions in mm (inches) 23 MB15F05L FUJITSU LIMITED For further information please contact: Japan FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329 North and South America FUJITSU MICROELECTRONICS, INC. 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: 1-800-866-8608 Customer Response Center Fax: 1- 4 0 8 - 9 2 2- 9 1 7 9 M o n - F r i : 7 a m - 5 p m ( P S T ) Internet URL: http://www.fujitsumicro.com Europe FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122 Asia Pacific FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval. Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan. F9705 FUJITSU LIMITED 24 Printed in Japan TC-DS-20604-10/97