TI PTH08T240FAZ

PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
10-A, 4.5-V to 14-V INPUT, NON-ISOLATED
POWER MODULE FOR 3-GHz DSP SYSTEMS
FEATURES
1
•
•
•
•
•
•
2
•
•
•
•
•
•
•
•
Up to 10-A Output Current
4.5-V to 14-V Input Voltage
Wide-Output Voltage Adjust (0.69 V to 2.0 V)
±1.5% Total Output Voltage Variation
Efficiencies up to 93%
Output Overcurrent Protection
(Nonlatching, Auto-Reset)
Operating Temperature: –40°C to 85°C
Safety Agency Approvals:
– UL/IEC/CSA-C22.2 60950-1
Prebias Startup
On/Off Inhibit
Differential Output Voltage Remote Sense
Adjustable Undervoltage Lockout
Auto-Track™ Sequencing
SmartSync Technology
•
•
•
TurboTrans™ Technology
Designed to meet Ultra-Fast Transient
Requirements for 3-GHz DSP Systems
15 mV Output Voltage Deviation
(CO = 2000 µF, ΔI = 3 A)
APPLICATIONS
•
Wireless Infrastructure Base Stations
DESCRIPTION
The PTH08T240F is a high-performance 10-A rated, non-isolated power module designed to meet ultra-fast
transient requirements for 3-GHz DSP systems like Texas Instrument's TMS320TCI6488. This module is an
addition to the 2nd generation of the popular PTH series power modules which include a reduced footprint and
additional features.
Operating from an input voltage range of 4.5 V to 14 V, the PTH08T240F requires a single resistor to set the
output voltage to any value over the range, 0.69 V to 2.0 V. The output voltage range makes the PTH08T240F
particularly suitable for the 3-GHz DSP's core voltage requirements.
The module incorporates a comprehensive list of features. Output over-current and over-temperature shutdown
protects against most load faults. A differential remote sense ensures tight load regulation. An adjustable
under-voltage lockout allows the turn-on voltage threshold to be customized. Auto-Track™sequencing is a
popular feature that greatly simplifies the simultaneous power-up and power-down of multiple modules in a
power system.
The PTH08T240F includes new patented technologies, TurboTrans™ and SmartSync. The TurboTrans feature
optimizes the transient response of the regulator while simultaneously reducing the quantity of external output
capacitors required to meet a target voltage deviation specification. TurboTrans allows PTH08T240F to meet the
tight transient voltage tolerances required by 3-GHz DSPs with minimal output capacitance. SmartSync allows for
switching frequency synchronization of multiple modules, thus simplifying EMI noise suppression tasks and
reducing input capacitor RMS current requirements. The module uses double-sided surface mount construction
to provide a low profile and compact footprint. Package options include both through-hole and surface mount
configurations that are lead (Pb) - free and RoHS compatible.
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Auto-Track, TurboTrans, TMS320 are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006–2008, Texas Instruments Incorporated
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
SmartSync
TurboTrans
Track
1
10
VI
Track
2
SYNC
TT
+Sense
VI
11 INH/UVLO
GND
+
RUVLO
1%
0.05 W
(Optional)
3
CI
220 mF
(Required)
CI 2
22 mF
(Recommended)
4
VO
7
VOAdj
8
+Sense
VO
-Sense
GND
6
5
PTH08T240F
Inhibit
RTT
1%
0.05W
(Required)
9
[A]
RSET
1%
0.05 W
(Required)
GND
+
L
O
A
D
CO
1000 mF
(Required)
-Sense
GND
UDG-07125
A.
2
RSET required to set the output voltage to a value higher than 0.69 V. See Electrical Characteristics table.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
ORDERING INFORMATION
For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see
the TI website at www.ti.com.
DATASHEET TABLE OF CONTENTS
DATASHEET SECTION
PAGE NUMBER
ENVIRONMENTAL AND ABSOLUTE MAXIMUM RATINGS
3
ELECTRICAL CHARACTERISTICS TABLE
4
TERMINAL FUNCTIONS
5
TYPICAL CHARACTERISTICS (VI = 5V)
6
TYPICAL CHARACTERISTICS (VI = 8V)
7
TYPICAL CHARACTERISTICS (VI = 12V)
8
ADJUSTING THE OUTPUT VOLTAGE
9
INPUT & OUTPUT CAPACITOR RECOMMENDATIONS
11
TURBOTRANS™ INFORMATION
15
UNDERVOLTAGE LOCKOUT (UVLO)
21
SOFT-START POWER-UP
22
OUTPUT INHIBIT
23
OVER-CURRENT PROTECTION
24
OVER-TEMPERATURE PROTECTION
24
REMOTE SENSE
24
SYCHRONIZATION (SMARTSYNC)
25
AUTO-TRACK SEQUENCING
26
PREBIAS START-UP
29
TAPE & REEL AND TRAY DRAWINGS
31
ENVIRONMENTAL AND ABSOLUTE MAXIMUM RATINGS
(Voltages are with respect to GND)
UNIT
VTrack
Track pin voltage
TA
Operating temperature range Over VI range
Twave
Wave soldering temperature
Surface temperature of module body or
pins for 5 seconds maximum.
Treflow
Solder reflow temperature
Surface temperature of module body or
pins
Tstg
Storage temperature
Mechanical shock
Mechanical vibration
–0.3 to VI + 0.3
(1)
(2)
suffix AD
260
suffix AS
235 (1)
suffix AZ
260 (1)
°C
–55 to 125 (2)
Per Mil-STD-883D, Method 2002.3 1
msec, 1/2 sine, mounted
Mil-STD-883D, Method 2007.2 20-2000 Hz
Weight
Flammability
V
–40 to 85
suffix AH & AD
500
suffix AS & AZ
250
G
15
5
grams
Meets UL94V-O
During reflow of surface mount package version do not elevate peak temperature of the module, pins or internal components above the
stated maximum.
The shipping tray or tape and reel cannot be used to bake parts at temperatures higher than 65°C.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
3
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
ELECTRICAL CHARACTERISTICS
PTH08T240F
TA = 25°C, VI = 5 V, VO = 1.0 V, CI = 220 µF, CO = 1000 µF, and IO = IO max (unless otherwise stated)
PARAMETER
TEST CONDITIONS
PTH08T240F
MIN
IO
Output current
Over VO range
VI
Input voltage range
Over IO range
VOADJ
Output voltage adjust range
Over IO range
25°C, natural convection
η
4.5
1.3V ≤ VO ≤ 2.0
4.5
±0.3
%VO
±3
mV
Load regulation
Over IO range
±2
Total output variation
Includes set-point, line, load, –40°C ≤ TA ≤ 85°C
IO = 10 A
90%
RSET = 7.09 kΩ, VO = 1.5 V
88%
RSET = 12.1 kΩ, VO = 1.2 V
87%
VO Ripple (peak-to-peak)
20-MHz bandwidth
Overcurrent threshold
Reset, followed by auto-recovery
Transient response
CO = 1000 µF, Type C
2.5 A/µs load step RTT=open
0.5 A to 3.5 A step
VO = 0.9 V
CO = 2000 µF, Type C
RTT=24.3＝kΩ
Pin to GND
Track slew rate capability
CO ≤ CO (max)
UVLOADJ
VI increasing, RUVLO = OPEN
Adjustable Under-voltage lockout
VI decreasing, RUVLO = OPEN
(pin 11)
Hysteresis, RUVLO ≤ 52.3 kΩ
(1)
A
500
µs
VO over/undershoot
25
mV
Recovery time
800
µs
VO over/undershoot
14
mV
Recovery time
1
4.3
3.7
fs
Switching frequency
Over VI and IO ranges, SmartSync (pin 1) to GND
fSYNC
Synchronization frequency
VSYNCH
SYNC High-Level Input Voltage
VSYNCL
SYNC Low-Level Input Voltage
tSYNC
SYNC Minimum Pulse Width
CI
External input capacitance
Reliability
(4)
(5)
(6)
4
4.45
4.2
V
Open (4)
-0.2
Input low current (IIL), Pin 11 to GND
Inhibit (pin 11) to GND, Track (pin 10) open
260
0.8
µA
5
mA
340
kHz
240
300
400
kHz
2
5.5
V
200
Nonceramic
Telcordia SR-332, 50% stress, TA= 40°C, ground benign
Nonceramic
V
nSec
220
(5)
1000
(6)
10000
µF
1000
10000
µF×mΩ
Ceramic
Capacitance × ESR product (CO × ESR)
V
-235
0.8
Capacitance Value
µA
V/ms
0.5
Input low voltage (VIL)
Input standby current
MTBF
mVPP
20
Iin
External output capacitance
%VO
85%
10
Input high voltage (VIH)
CO
(2)
–130 (3)
Track input current (pin 10)
Inhibit control (pin 11)
mV
±1.5
RSET = 4.78 kΩ, VO = 1.8 V
dVtrack/dt
(3)
V
%VO
Over VI range
IIL
(2)
(2)
–40°C < TA < 85°C
ΔVtrTT
(1)
±1
V
Line regulaltion
ttr
ttrTT
2.0
±0.5
A
(1)
14
0.69
RSET = 20.8 kΩ, VO = 1.0 V
ΔVtr
10
14
Temperature variation
Efficiency
ILIM
UNIT
MAX
0
0.69V ≤ VO < 1.3V
Set-point voltage tolerance
VO
TYP
22
6.1
µF
(5)
106 Hr
For output voltages less than 1.3 V, the ripple may increase (up to 2×) when operating at input voltages greater than (VO × 11). See the
SmartSync section and the TurboTrans section of the datasheet for additional information.
The set-point voltage tolerance is affected by the tolerance and stability of RSET. The stated limit is unconditionally met if RSET has a
tolerance of 1% with 100 ppm/°C or better temperature stability.
A low-leakage (<100 nA), open-drain device, such as MOSFET or voltage supervisor IC, is recommended to control pin 10. The
open-circuit voltage is less than 8 Vdc.
This control pin has an internal pull-up. Do not place an external pull-up on this pin. If it is left open-circuit, the module operates when
input power is applied. A small, low-leakage (<100 nA) MOSFET is recommended for control. For additional information, see the related
application information section.
A 220 µF electrolytic input capacitor is required for proper operation. The electrolytic capacitor must be rated for a minimum of 500 mA
rms of ripple current. An additional 22-µF ceramic input capacitor is recommended to reduce rms ripple current.
1000 µF of external low-ESR output capacitance is required for basic operation. See the Capacitor Recommendation section and
TurboTrans Application Information section for more guidance.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
TERMINAL FUNCTIONS
TERMINAL
NAME
NO.
DESCRIPTION
VI
2
The positive input voltage power node to the module, which is referenced to common GND.
VO
5
The regulated positive power output with respect to GND.
GND
Inhibit (1) and
UVLO
Vo Adjust
3, 4
11
This is the common ground connection for the VI and VO power connections. It is also the 0 Vdc reference for the
control inputs.
The Inhibit pin is an open-collector/drain, negative logic input that is referenced to GND. Applying a low level
ground signal to this input disables the module’s output and turns off the output voltage. When the Inhibit control
is active, the input current drawn by the regulator is significantly reduced. If the Inhibit pin is left open-circuit, the
module produces an output whenever a valid input source is applied.
This pin is also used for input undervoltage lockout (UVLO) programming. Connecting a resistor from this pin to
GND (pin 3) allows the ON threshold of the UVLO to be adjusted higher than the default value. For more
information, see the Application Information section.
8
A 0.05 W 1% resistor must be directly connected between this pin and pin 7 (–Sense) to set the output voltage
to a value higher than 0.69 V. The temperature stability of the resistor should be 100 ppm/°C (or better). The
setpoint range for the output voltage is from 0.69 V to 2.0 V. If left open circuit, the output voltage will default to
its lowest value. For further information, on output voltage adjustment see the related application note.
The specification table gives the preferred resistor values for a number of standard output voltages.
+ Sense
6
The sense input allows the regulation circuit to compensate for voltage drop between the module and the load.
For optimal voltage accuracy, +Sense must be connected to VO, very close to the load.
– Sense
7
The sense input allows the regulation circuit to compensate for voltage drop between the module and the load.
For optimal voltage accuracy –Sense must be connected to GND (pin 4) very close to the module (within 10 cm).
10
This is an analog control input that enables the output voltage to follow an external voltage. This pin becomes
active typically 20 ms after the input voltage has been applied, and allows direct control of the output voltage
from 0 V up to the nominal set-point voltage. Within this range the module's output voltage follows the voltage at
the Track pin on a volt-for-volt basis. When the control voltage is raised above this range, the module regulates
at its set-point voltage. The feature allows the output voltage to rise simultaneously with other modules powered
from the same input bus. If unused, this input should be connected to VI.
Track
NOTE: Due to the undervoltage lockout feature, the output of the module cannot follow its own input voltage
during power up. For more information, see the related application note.
TurboTrans™
9
This input pin adjusts the transient response of the regulator. To activate the TurboTrans™ feature, a 1%,
50 mW resistor must be connected between this pin and pin 6 (+Sense) very close to the module. For a given
value of output capacitance, a reduction in peak output voltage deviation is achieved by utililizing this feature.
The resistance requirement can be selected from the TurboTrans™ resistor table in the Application Information
section. External capacitance must never be connected to this pin unless the TurboTrans resistor value is a
short, 0 Ω.
SmartSync
1
This input pin sychronizes the switching frequency of the module to an external clock frequency. The SmartSync
feature can be used to sychronize the switching fequency of multiple PTH08T240F modules, aiding EMI noise
suppression efforts. If unused, this pin should be connected to GND (pin 3). For more information, please review
the Application Information section.
(1)
Denotes negative logic: Open = Normal operation, Ground = Function active
11
1
10
2
9
8
7
PTH08T240F
(Top View)
3
4
6
5
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
5
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
TYPICAL CHARACTERISTICS (1) (2)
CHARACTERISTIC DATA (VI = 5 V)
EFFICIENCY
vs
LOAD CURRENT
OUTPUT RIPPLE
vs
LOAD CURRENT
2.5
12
100
85
1.1 V
75
0.9 V
70
65
VO(V)
60
2.0
1.1
0.9
55
10
2.0
1.1 V
PD - Power Dissipation - W
VO – Output Voltage Ripple – VPP(mV)
90
80
VI = 5 V
VI = 5 V
VI = 5 V
2.0 V
95
h - Efficiency - %
POWER DISSIPATION
vs
LOAD CURRENT
8
6
2.0 V
0.9 V
VO(V)
4
6
8
0
10
2
4
6
8
Figure 1.
VO(V)
2.0
1.1
0.9
10
IO - Output Current - A
IO - Output Current - A
0.9 V
0.5
2.0
1.1
0.9
2
0
2
1.1 V
1.0
4
50
0
2.0 V
1.5
Figure 2.
0
0
2
4
6
IO - Output Current - A
8
10
Figure 3.
SAFE OPERATING AREA
90
TA - Ambient Temperature - °C
80
Natural
Convection
70
60
50
40
30
VI = 5 V
All VO
20
0
2
4
6
8
10
IO - Output Current - A
Figure 4.
(1)
(2)
6
The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the
converter. Applies to Figure 1, Figure 2, and Figure 3.
The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum
operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper.
For surface mount packages (AS and AZ suffix), multiple vias must be utilized. Please refer to the mechanical specification for more
information. Applies to Figure 4.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
TYPICAL CHARACTERISTICS (1) (2)
CHARACTERISTIC DATA (VI = 8 V)
EFFICIENCY
vs
LOAD CURRENT
OUTPUT RIPPLE
vs
LOAD CURRENT
10
100
3.0
VI = 8 V
VI = 8 V
VO – Output Voltage Ripple – VPP(mV)
2.0 V
90
85
80
0.9 V
75
1.1 V
70
65
VO(V)
60
2.0
1.1
0.9
55
VI = 8 V
2.5
8
2.0 V
PD - Power Dissipation - W
95
h - Efficiency - %
POWER DISSIPATION
vs
LOAD CURRENT
1.5
4
2
2.0
1.1
0.9
2
4
6
8
0
10
2
4
6
8
Figure 5.
2.0
1.1
0.9
0.9 V
10
IO - Output Current - A
IO - Output Current - A
VO(V)
0.5
0
0
1.1 V
1.0
VO(V)
0.9 V
50
2.0 V
2.0
1.1 V
6
0
0
2
4
6
8
10
IO - Output Current - A
Figure 6.
Figure 7.
SAFE OPERATING AREA
90
TA - Ambient Temperature - °C
80
70
Natural
Convection
60
50
40
VI = 8 V
All VO
30
20
0
2
4
6
IO - Output Current - A
8
10
Figure 8.
(1)
(2)
The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the
converter. Applies to Figure 5, Figure 6, and Figure 7.
The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum
operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper.
For surface mount packages (AS and AZ suffix), multiple vias must be utilized. Please refer to the mechanical specification for more
information. Applies to Figure 8.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
7
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
TYPICAL CHARACTERISTICS (1) (2) (3)
CHARACTERISTIC DATA (VI = 12 V)
EFFICIENCY
vs
OUTPUT CURRENT
OUTPUT RIPPLE
vs
OUTPUT CURRENT
100
3.0
16
VI = 12 V
2.0 V
90
85
80
1.1 V
75
0.9 V
70
65
VO(V)
60
2.0
1.1
0.9
55
VI = 12 V
14
2.5
PD - Power Dissipation - W
VO – Output Voltage Ripple – VPP(mV)
VI = 12 V
95
h - Efficiency - %
POWER DISSIPATION
vs
OUTPUT CURRENT
12
0.9 V
2.0 V
8
1.5
6
4
VO(V)
4
6
8
0.9 V
VO(V)
2.0
1.1
0.9
2
1.1 V
0.5
0
2
1.1 V
1.0
50
0
2.0 V
2.0
10
0
10
2
4
6
8
10
IO - Output Current - A
IO - Output Current - A
Figure 9.
Figure 10. See Note 2 below
2.0
1.1
0.9
0
0
2
4
6
IO - Output Current - A
8
10
Figure 11.
SAFE OPERATING AREA
90
TA - Ambient Temperature - °C
80
Natural
Convection
70
60
50
40
30
VI = 12 V
All VO
20
0
2
4
6
8
10
IO - Output Current - A
Figure 12.
(1)
(2)
(3)
8
The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the
converter. Applies to , Figure 9, Figure 11 and Figure 10.
Output ripple may increase up to 2x when operating at input voltages greater than (VO x 11). See the Smart Sync section of the
datasheet for input voltage and frequency limitations.
The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum
operating temperatures. Derating limits apply to modules soldered directly to a 100 mm x 100 mm double-sided PCB with 2 oz. copper.
For surface mount packages (AS and AZ suffix), multiple vias must be utilized. Please refer to the mechanical specification for more
information. Applies to Figure 12.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
APPLICATION INFORMATION
ADJUSTING THE OUTPUT VOLTAGE
The VOAdjust control (pin 8) sets the output voltage of the PTH08T240F. The adjustment range is 0.69 V to
2.0 V. The adjustment method requires the addition of a single external resistor, RSET, that must be connected
directly between the VOAdjust and – Sense pins. Table 1 gives the standard value of the external resistor for a
number of standard voltages, along with the actual output voltage that this resistance value provides.
For other output voltages, the value of the required resistor can either be calculated using the following formula,
or simply selected from the range of values given in Table 2. Figure 13 shows the placement of the required
resistor.
RSET = 10 kW x
0.69
- 1.43 kW
VO - 0.69
(1)
Table 1. Standard Values of RSET for Standard Output Voltages
VO (Standard) (V)
RSET (Standard Value) (kΩ)
VO (Actual) (V)
1.8
4.75
1.807
1.5
6.98
1.510
1.2
12.1
1.200
1.1
15.4
1.100
1
20.5
1.004
0.9
31.6
0.899
6
+Sense
+Sense
PTH08T240F
VO
VO
5
7
−Sense
GND
GND
VoAdj
3
8
+
4
CO
RSET
1%
0.05 W
−Sense
GND
UDG−06077
(1)
RSET: Use a 0.05-W resistor with a tolerance of 1% and temperature stability of 100 ppm/°C (or better). Connect the
resistor directly between pins 8 and 7, as close to the regulator as possible, using dedicated PCB traces.
(2)
Never connect capacitors to VOAdjust (pin 8). Any capacitance added to the VOAdjust pin affects the stability of the
regulator.
Figure 13. VO Adjust Resistor Placement
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
9
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
Table 2. Output Voltage Set-Point Resistor Values (Standard Values)
VO Required (V)
(1)
10
RSET (kΩ)
0.70
(1)
681
0.75
(1)
113
0.80
(1)
61.9
0.85
(1)
41.2
0.90
(1)
31.6
0.95
(1)
24.9
1.00
(1)
20.5
1.05
(1)
17.8
1.10
(1)
15.4
1.15
(1)
13.3
1.20
(1)
12.1
1.25 (1)
10.7
1.30
9.88
1.35
9.09
1.40
8.25
1.45
7.68
1.50
6.98
1.55
6.49
1.60
6.04
1.65
5.76
1.70
5.36
1.75
5.11
1.80
4.75
1.85
4.53
1.90
4.22
1.95
4.02
2.00
3.83
For output voltages less than 1.3 V, the ripple may increase (up to 2×) when operating at input
voltages greater than (VO × 11). See the SmartSync section and the TurboTrans section of the
datasheet for more information.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
CAPACITOR RECOMMENDATIONS FOR THE PTH08T240F POWER MODULE
Capacitor Technologies
Electrolytic Capacitors
When using electrolytic capacitors, high quality, computer-grade electrolytic capacitors are recommended.
Aluminum electrolytic capacitors provide adequate decoupling over the frequency range, 2 kHz to 150 kHz,
and are suitable when ambient temperatures are above -20°C. For operation below -20°C, tantalum,
ceramic, or OS-CON type capacitors are required.
Ceramic Capacitors
Above 150 kHz the performance of aluminum electrolytic capacitors is less effective. Multilayer ceramic
capacitors have very low ESR and a resonant frequency higher than the bandwidth of the regulator. They
can be used to reduce the reflected ripple current at the input as well as improve the transient response of
the output.
Tantalum, Polymer-Tantalum Capacitors
Tantalum type capacitors may only used on the output bus, and are recommended for applications where the
ambient operating temperature is less than 0°C. The AVX TPS series and Kemet capacitor series are
suggested over many other tantalum types due to their lower ESR, higher rated surge, power dissipation,
and ripple current capability. Tantalum capacitors that have no stated ESR or surge current rating are not
recommended for power applications.
Input Capacitor (Required)
The PTH08T240F requires a minimum input capacitance of 220 µF electrolytic type. The ripple current rating of
the electrolytic capacitor must be at least 500 mArms. An additional 22-µF X5R/X7R ceramic is recommended to
reduce the RMS ripple current.
Input Capacitor Information
The size and value of the input capacitor is determined by the converter’s transient performance capability. This
minimum value assumes that the converter is supplied with a responsive, low inductance input source. This
source should have ample capacitive decoupling, and be distributed to the converter via PCB power and ground
planes.
Ceramic capacitors should be located as close as possible to the module's input pins, within 0.5 inch (1,3 cm).
Adding ceramic capacitance is necessary to reduce the high-frequency ripple voltage at the module's input. This
will reduce the magnitude of the ripple current through the electroytic capacitor, as well as the amount of ripple
current reflected back to the input source. Additional ceramic capacitors can be added to further reduce the RMS
ripple current requirement for the electrolytic capacitor.
Increasing the minimum input capacitance to 680 µF is recommended for high-performance applications, or
wherever the input source performance is degraded.
The main considerations when selecting input capacitors are the RMS ripple current rating, temperature stability,
and less than 100 mΩ of equivalent series resistance (ESR).
Regular tantalum capacitors are not recommended for the input bus. These capacitors require a recommended
minimum voltage rating of 2 × (maximum dc voltage + ac ripple). This is standard practice to ensure reliability.
No tantalum capacitors were found with a sufficient voltage rating to meet this requirement.
When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these
applications, OS-CON, poly-aluminum, and polymer-tantalum types should be considered.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
11
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
Output Capacitor (Required)
The PTH08T240F requires a minimum output capacitance of 1000 µF of aluminum, polymer-aluminum, tantulum,
or polymer-tantalum type.
The required capacitance above the minimum is determined by actual transient deviation requirements. See the
TurboTrans Technology application section within this document for specific capacitance selection.
Output Capacitor Information
When selecting output capacitors, the main considerations are capacitor type, temperature stability, and ESR.
Consider the capacitance X ESR product (see the following section).
Ceramic output capacitors added for high-frequency bypassing should be located as close as possible to the
load to be effective. Ceramic capacitor values below 10 µF should not be included when calculating the total
output capacitance value.
When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these
applications, OS-CON, poly-aluminum, and polymer-tantalum types should be considered.
TurboTrans Output Capacitance
TurboTrans allows the designer to optimize the output capacitance according to the system transient design
requirement. High quality, ultra-low ESR capacitors are required to maximize TurboTrans effectiveness. The
capacitor's capacitance (µF) × ESR (mΩ) product determines its capacitor type; Type B, or C. Capacitor types
are defined as follows:
Type B = (1000 < capacitance × ESR ≤ 5000) (e.g. polymer-tantalum)
Type C = (5000 < capacitance × ESR ≤ 10,000) (e.g. OS-CON)
When using more than one type of output capacitor, select the capacitor type that makes up the majority of your
total output capacitance. When calculating the C×ESR product, use the maximum ESR value from the capacitor
manufacturer's datasheet.
Working Examples:
A capacitor with a capacitance of 330 µF and an ESR of 5 mΩ, has a C × ESR product of 1650 µF x mΩ (330 µF
× 5 mΩ). This is a Type B capacitor. A capacitor with a capacitance of 1000 µF and an ESR of 8 mΩ, has a
C × ESR product of 8000 µF x mΩ (1000 µF × 8 mΩ). This is a Type C capacitor.
See the TurboTrans Technology application section within this document for specific capacitance selection.
Table 3 includes a preferred list of capacitors by type and vendor. See the Output Bus / TurboTrans column.
Designing for Fast Load Transients
The transient response of the dc/dc converter has been characterized using a load transient with a di/dt of
2.5 A/µs. The typical voltage deviation for this load transient is given in the Electrical Characteristics table using
the minimum required value of output capacitance. As the di/dt of a transient is increased, the response of a
converter’s regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent
limitation with any dc/dc converter once the speed of the transient exceeds its bandwidth capability.
If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with
additional low ESR ceramic capacitor decoupling. Generally, with load steps greater than 100 A/µs, adding
multiple 10 µF ceramic capacitors plus 10 × 1 µF, and numerous high frequency ceramics (≤ 0.1 µF) is all that is
required to soften the transient higher frequency edges. The PCB location of these capacitors in relation to the
load is critical. DSP, FPGA and ASIC vendors identify types, location and amount of capacitance required for
optimum performance. Low impedance buses, unbroken PCB copper planes, and components located as close
as possible to the high frequency devices are essential for optimizing transient performance.
12
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
Table 3. Input/Output Capacitors (1)
Capacitor Characteristics
Capacitor Vendor,
Type Series (Style)
Working
Voltage
(V)
Value
(µF)
Max
ESR
at 100
kHz
(mΩ)
25
270
90
Quantity
Max
Ripple
Current
at 85°C
(Irms)
(mA)
Output Bus
Physical
Size (mm)
Input
Bus
755
10 × 12,5
≥1 (3)
N/R (4)
EEUFC1E271
(3)
N/R (4)
EEUFC1E561S
Vendor Part No.
TurboTrans
Cap Type (2)
Panasonic
FC (Radial)
≥1
FC (Radial)
25
560
65
1205
12,5 × 15
FC(SMD)
25
470
65
1200
12,5 × 16,5
≥1 (3)
N/R (4)
EEVFC1E471LQ
FK(SMD)
25
470
80
850
10 ×10,2
≥1 (3)
N/R (4)
EEVFK1E471P
PTB(SMD) Poly-Tantalum
6.3
330
25
2600
7,3x4,3x2.8
N/R (5)
C ≥ 3 (2)
LXZ, Aluminum (Radial)
25
330
90
760
10 × 12,5
≥1 (3)
N/R (4)
PS, Poly-Alum(Radial)
16
330
14
5060
10 × 12,5
≥1 (3)
B ≥ 3 (2)
(3)
(2)
United Chemi-Con
B≥3
4PTB337MD6TER
LXZ25VB331M10X12LL
16PS330MJ12
PXA, Poly-Alum(SMD)
16
330
14
5050
10 × 12,2
≥1
PS, Poly-Alum(Radial)
10
270
14
4420
8 × 11,5
≥1 (3)
B ≥ 4 (2)
10PS270MH11
PXA, Poly-Alum(Radial)
10
330
14
4420
8 × 12
≥1 (3)
B ≥ 3 (2)
PXA10VC331MH12
25
220
72
760
8 × 11,5
≥1 (3)
N/R (4)
UHD1E221MPR
(3)
N/R (4)
UPM1E331MPH6
UPM1V561MHH6
PXA16VC331MJ12TP
Nichicon, Aluminum
HD (Radial)
PM (Radial)
25
330
95
750
10 × 15
≥1
PM (Radial)
35
560
48
1360
16 × 15
≥1 (3)
N/R (4)
Panasonic, Poly-Aluminum
2.0
390
5
4000
7,3×4,3×4,2
N/R (5)
B ≥ 3 (2)
EEFSE0J391R (VO≤ 1.6V) (6)
10
330
25
3000
7,3 × 4,3
≥1 (3)
Sanyo
TPE, Poscap (SMD)
C ≥ 3 (2)
10TPE330MF (VI ≤ 8V)
(5)
B ≥ 2 (2)
2R5TPE470M7
TPE Poscap(SMD)
2.5
470
7
4400
7,3 × 4,3
N/R
TPD Poscap (SMD)
2.5
1000
5
6100
7,3 × 4,3
N/R (5)
B ≥ 1 (2)
2R5TPD1000M5
SEP, OS-CON (Radial)
16
330
16
4700
10 ×13
≥1 (3)
B ≥ 3 (2)
16SEP330M
SP OS-CON ( Radial)
16
270
18
4400
10 × 11,5
≥1 (3)
B ≥ 4 (2)
16SP270M
SEPC, OS-CON (Radial)
16
270
11
5000
8 × 13
≥1 (3)
B ≥ 4 (2)
16SEPC270M
SVP, OS-CON (SMD)
16
330
16
4700
10 × 12,6
≥1 (3)
B ≥ 3 (2) (7)
(1)
(2)
(3)
(4)
(5)
(6)
(7)
16SVP330M
Capacitor Supplier Verification
Please verify availability of capacitors identified in this table. Capacitor suppliers may recommend alternative part numbers because of
limited availability or obsolete products.
RoHS, Lead-free and Material Details
See the capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements.
Component designators or part number deviations can occur when material composition or soldering requirements are updated.
Required capacitors with TurboTrans. See the TurboTrans Application information for Capacitor Selection
Capacitor Types:
a. Type B = (1,000 < capacitance × ESR ≤ 5,000)
b. Type C = (5,000 < capacitance × ESR ≤ 10,000)
In addition to the required input electrolytic capacitance, ≥ 22 µF of ceramic capacitance is recommended to reduce the high-frequency
reflected ripple current.
Aluminum Electrolytic capacitor not recommended for the TurboTrans due to higher capacitance × ESR products. Aluminum and higher
ESR capacitors can be used in conjunction with lower ESR capacitance.
N/R – Not recommended. The voltage rating does not meet the minimum operating limits.
The voltage rating of this capacitor only allows it to be used for output voltage that is equal to or less than 80% of the working voltage.
Total bulk nonceramic capacitors on the output bus with ESR of ≥ 15mΩ to ≤ 30mΩ requires an additional ≥ 200 µF of ceramic
capacitance.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
13
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
Table 3. Input/Output Capacitors (continued)
Capacitor Characteristics
Quantity
Max
Ripple
Current
at 85°C
(Irms)
(mA)
Output Bus
Physical
Size (mm)
Working
Voltage
(V)
Value
(µF)
Max
ESR
at 100
kHz
(mΩ)
T520 (SMD)
10
330
25
2600
7,3×4,3×4,1
≥1 (8)
C ≥ 3 (9)
T520X337M010ASE025 (VI ≤ 8V)
T530 (SMD)
6.3
330
15
3800
7,3×4,3×4,1
N/R (10)
B ≥ 3 (9)
T530X337M006ASE015
T530 (SMD)
4
680
5
7300
7,3×4,3×4,1
N/R (10)
B ≥ 2 (9)
T530X687M004ASE005
(10)
(9)
T530X108M2R5ASE005
Capacitor Vendor,
Type Series (Style)
Input
Bus
TurboTrans
Cap Type (2)
Vendor Part No.
Kemet, Poly-Tantalum
T530 (SMD)
2.5
1000
5
7300
7,3 × 4,3
16
220
40
2300
7,2×5,7×4,1
N/R
B≥1
Vishay-Sprague
597D, Tantalum (SMD)
≥1 (8)
C ≥ 5 (11) (9)
597D227X16E2T
(8)
B ≥ 4 (9)
94SP277X0016FBP
94SP, OS-CON (Radial)
16
270
18
4400
10 × 10,5
≥1
94SVP OS-CON(SMD)
16
330
17
4500
10 × 12,7
≥1 (8)
B ≥ 3 (9)
94SVP337X016F12
Kemet, Ceramic X5R (SMD)
16
10
2
–
3225
≥2 (8)
N/R
C1210C106M4PAC
Murata, Ceramic X5R
25
22
2
–
3225
≥1 (8)
N/R
GRM32ER61E226K
(SMD)
16
10
≥2 (8)
N/R
GRM32DR61C106K
TDK, Ceramic X5R
16
10
≥2 (8)
N/R
C3225X5R1C106MT0
(SMD)
16
22
≥1 (8)
N/R
C3225X5R1C226MT
2
–
3225
In addition to the required input electrolytic capacitance, ≥ 22 µF of ceramic capacitance is recommended to reduce the high-frequency
reflected ripple current.
(9) Required capacitors with TurboTrans. See the TurboTrans Application information for Capacitor Selection
Capacitor Types:
a. Type B = (1,000 < capacitance × ESR ≤ 5,000)
b. Type C = (5,000 < capacitance × ESR ≤ 10,000)
(10) N/R – Not recommended. The voltage rating does not meet the minimum operating limits.
(11) Total bulk nonceramic capacitors on the output bus with ESR of ≥ 15mΩ to ≤ 30mΩ requires an additional ≥ 200 µF of ceramic
capacitance.
(8)
14
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
TurboTrans™ Technology
TurboTrans technology is a feature introduced in the T2 generation of the PTH/PTV family of power modules.
TurboTrans optimizes the transient response of the regulator with added external capacitance using a single
external resistor. Benefits of this technology include reduced output capacitance, minimized output voltage
deviation following a load transient, and enhanced stability when using ultra-low ESR output capacitors. The
amount of output capacitance required to meet a target output voltage deviation is reduced with TurboTrans
activated. Likewise, for a given amount of output capacitance, the amplitude of the voltage deviation following a
load transient is reduced. Applications requiring tight transient voltage tolerances and minimized capacitor
footprint area benefits greatly from this technology.
TurboTrans™ Selection
Utilizing TurboTrans requires connecting a resistor, RTT, between the +Sense pin (pin 6) and the TurboTrans pin
(pin 9). The value of the resistor directly corresponds to the amount of output capacitance required. All T2
products require a minimum value of output capacitance. For the PTH08T240F, the minimum required
capacitance is 1000 µF. Capacitors with a capacitance × ESR product above 1000 µF×mΩ and below 10,000
µF×mΩ are required. (Multiply the capacitance (in µF) by the ESR (in mΩ) to determine the capacitance × ESR
product.) See the Capacitor Selection section of the datasheet for a variety of capacitors that meet this criteria.
Figure 14 thru Figure 21 show the amount of output capacitance required to meet a desired transient voltage
deviation for Type B (e.g. polymer-tantalum) and Type C (e.g. OS-CON) capacitors. To calculate the proper
value of RTT, first determine your required transient voltage deviation limits and magnitude of your transient load
step. Next, determine what type of output capacitors are used. (If more than one type of output capacitor is used,
select the capacitor type that makes up the majority of your total output capacitance.) Knowing this information,
use the chart (Figure 14 thru Figure 21) that corresponds to the capacitor type selected. To use the chart, begin
by dividing the maximum voltage deviation limit (in mV) by the magnitude of your load step (in Amps). This gives
a mV/A value. Find this value on the Y-axis of the appropriate chart. Read across the graph to the 'TurboTrans'
plot. From this point, read down to the X-axis which lists the minimum required capacitance, CO, to meet that
transient voltage deviation. The required RTT resistor value can then be calculated using the equation or selected
from the TurboTrans table. The TurboTrans tables include both the required output capacitance and the
corresponding RTT values to meet several values of transient voltage deviation for 25% (2.5 A), 50% (5 A), and
75% (7.5 A) output load steps.
The chart can also be used to determine the achievable transient voltage deviation for a given amount of output
capacitance. By selecting the amount of output capacitance along the X-axis, reading up to the desired
'TurboTrans'' curve, and then over to the Y-axis, gives the transient voltage deviation limit for that value of output
capacitance. The required RTT resistor value can be calculated using the equation or selected from the
TurboTrans table.
As an example, let's look at a 5-V application requiring a 15-mV deviation during a 3-A load transient. A majority
of 680-µF, 10-mΩ ouput capacitors will be used. (680 (in µF) × 10 (in mΩ) = 6,800; therefore this is Type C
capacitance). Use the 5-V, Type C capacitor chart, Figure 19. Dividing 15 mV by 3 A gives 5 mV/A transient
voltage deviation per amp of transient load step. Select 5 mV/A on the Y-axis and read across to the
'TurboTrans'' plot. Following this point down to the X-axis gives a minimum required output capacitance of
approximately 1800 µF. The required RTT resistor value for 1800 µF can then be calculated or selected from
Table 4. The required RTT resistor is approximately 32.0 kΩ.
Applications operating from an input bus greater than 8 V may encounter reduced transient performance when
the output voltage is less than VI/11. Additional output capacitance may be required in order to achieve the
expected transient performance. See Figure 17 and Figure 21 when operating at an increased VI to VO ratio.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
15
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
PTH08T240F Type B Capacitors
5-V Input
10
9
8
7
6
6
5
5
C - Capacitance - mF
C - Capacitance - mF
Figure 14. Capacitor Type B,
1000 < C(µF)×ESR(mΩ) ≤ 5000
(e.g. Polymer-Tantalum)
Figure 15. Capacitor Type B,
1000 < C(µF)×ESR(mΩ) ≤ 5000
(e.g. Polymer-Tantalum)
7000
8000
9000
10000
6000
1000
7000
8000
9000
10000
6000
5000
1
4000
1
3000
2
2000
2
5000
3
4000
3
4
3000
4
2000
Transient (mV/A)
10
9
8
7
1000
Transient (mV/A)
8-V Input
Table 4. Type B TurboTrans CO Values and Required RTT Selection Table
Transient Voltage Deviation (mV)
8-V Input
5-V Input
25% load step
(2.5 A)
50% load step
(5 A)
75% load step
(7.5 A)
CO
Minimum
Required Output
Capacitance (µF)
RTT
Required
TurboTrans
Resistor (kΩ)
CO
Minimum
Required Output
Capacitance (µF)
RTT
Required
TurboTrans
Resistor (kΩ)
20
40
60
1000
open
1060
576
18
36
54
1040
866
1200
147
16
32
48
1200
147
1400
71.5
14
28
42
1440
64.9
1660
40.2
12
24
36
1760
34.0
2020
23.2
10
20
30
2230
18.2
2550
12.7
8
16
24
3000
8.06
3400
5.36
6
12
18
4350
1.54
4900
0.205
RTT Resistor Selection
The TurboTrans resistor value, RTT can be determined from the TurboTrans programming, see Equation 2.
RTT =
40 ´ éë1 - (CO 5000 )ùû
(kW )
éë(CO 1000 ) - 1ùû
(2)
Where CO is the total output capacitance in µF. CO values greater than or equal to 5000 µF require RTT to be a
short, 0 Ω. (RTT results in a negative value when CO > 5000 µF).
To ensure stability, the value of RTT must be calculated using the minimum required output capacitance
determined from the capacitor transient response charts above.
16
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
PTH08T240F Type B Capacitors (12-V)
12-V INPUT; VO < (VI ÷ 11)
10
9
8
7
6
6
5
5
C - Capacitance - mF
C - Capacitance - mF
Figure 16. (VO ≥ VI ÷ 11)
Capacitor Type B
Figure 17. VO < (VI ÷ 11)
Capacitor Type B
7000
8000
9000
10000
6000
1000
7000
8000
9000
10000
6000
5000
1
4000
1
3000
2
2000
2
5000
3
4000
3
4
3000
4
2000
Transient (mV/A)
10
9
8
7
1000
Transient (mV/A)
12-V INPUT; VO ≥ (VI ÷ 11)
Table 5. Type B TurboTrans CO Values and Required RTT Selection Table
VO ≥ VI/11
Transient Voltage Deviation (mV)
VO < VI/11
25% load step
(2.5 A)
50% load step
(5 A)
75% load step
(7.5 A)
CO
Minimum
Required Output
Capacitance (µF)
RTT
Required
TurboTrans
Resistor (kΩ)
CO
Minimum
Required Output
Capacitance (µF)
RTT
Required
TurboTrans
Resistor (kΩ)
25
50
75
1000
open
1000
open
20
40
60
1000
open
1600
46.4
18
36
54
1050
634
2000
23.7
15
30
45
1300
97.6
3000
8.06
12
24
36
1760
34.0
4900
0.255
10
20
30
2250
17.4
exceeds max
-
8
16
24
3000
8.06
exceeds max
-
5
10
15
7900
short
exceeds max
-
RTT Resistor Selection
The TurboTrans resistor value, RTT can be determined from the TurboTrans programming, see Equation 3.
RTT =
40 ´ éë1 - (CO 5000 )ùû
(kW )
éë(CO 1000 ) - 1ùû
(3)
Where CO is the total output capacitance in µF. CO values greater than or equal to 5000 µF require RTT to be a
short, 0 Ω. (RTT results in a negative value when CO > 5000 µF).
To ensure stability, the value of RTT must be calculated using the minimum required output capacitance
determined from the capacitor transient response charts above.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
17
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
PTH08T240F Type C Capacitors
5-V Input
10
9
8
7
6
6
5
5
C - Capacitance - mF
C - Capacitance - mF
Figure 18. Capacitor Type C,
5000 < C(µF)×ESR(mΩ) ≤ 10,000
(e.g. OS-CON)
Figure 19. Capacitor Type C,
5000 < C(µF)×ESR(mΩ) ≤ 10,000
(e.g. OS-CON)
7000
8000
9000
10000
6000
1000
7000
8000
9000
10000
6000
5000
1
4000
1
3000
2
2000
2
5000
3
4000
3
4
3000
4
2000
Transient (mV/A)
10
9
8
7
1000
Transient (mV/A)
8-V Input
Table 6. Type C TurboTrans CO Values and Required RTT Selection Table
Transient Voltage Deviation (mV)
8-V Input
5-V Input
25% load step
(2.5 A)
50% load step
(5 A)
75% load step
(7.5 A)
CO
Minimum
Required Output
Capacitance (µF)
RTT
Required
TurboTrans
Resistor (kΩ)
CO
Minimum
Required Output
Capacitance (µF)
RTT
Required
TurboTrans
Resistor (kΩ)
20
40
60
1000
open
1040
787
18
36
54
1000
open
1180
169
16
32
48
1100
340
1350
82.5
14
28
42
1300
97.6
1600
45.3
12
24
36
1600
45.3
1930
26.7
10
20
30
2050
22.6
2420
14.7
8
16
24
2750
10.5
3200
6.49
6
12
18
4050
2.49
4560
1.0
RTT Resistor Selection
The TurboTrans resistor value, RTT can be determined from the TurboTrans programming, see Equation 4 .
RTT =
40 ´ éë1 - (CO 5000 )ùû
(kW )
éë(CO 1000 ) - 1ùû
(4)
Where CO is the total output capacitance in µF. CO values greater than or equal to 5000 µF require RTT to be a
short, 0 Ω. (RTT results in a negative value when CO > 5000 µF).
To ensure stability, the value of RTT must be calculated using the minimum required output capacitance
determined from the capacitor transient response charts above.
18
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
PTH08T240F Type C Capacitors (12-V)
12-V INPUT; VO < (VI ÷ 11)
10
9
8
7
6
6
5
5
C - Capacitance - mF
C - Capacitance - mF
Figure 20. VO ≥ (VI ÷ 11)
Capacitor Type C
Figure 21. VO < (VI ÷ 11)
Capacitor Type C
7000
8000
9000
10000
6000
1000
7000
8000
9000
10000
6000
5000
1
4000
1
3000
2
2000
2
5000
3
4000
3
4
3000
4
2000
Transient (mV/A)
10
9
8
7
1000
Transient (mV/A)
12-V INPUT; VO ≥ (VI ÷ 11)
Table 7. Type C TurboTrans CO Values and Required RTT Selection Table
VO ≥ VI/11
Transient Voltage Deviation (mV)
VO < VI/11
25% load step
(2.5 A)
50% load step
(5 A)
75% load step
(7.5 A)
CO
Minimum
Required Output
Capacitance (µF)
RTT
Required
TurboTrans
Resistor (kΩ)
CO
Minimum
Required Output
Capacitance (µF)
RTT
Required
TurboTrans
Resistor (kΩ)
25
50
75
1000
open
1000
open
20
40
60
1000
open
1450
63.4
18
36
54
1000
open
1850
29.4
15
30
45
1200
150
2800
9.76
12
24
36
1600
45.3
4600
0.887
10
20
30
2050
22.6
exceeds max
-
8
16
24
2750
10.2
exceeds max
-
5
10
15
5400
short
exceeds max
-
RTT Resistor Selection
The TurboTrans resistor value, RTT can be determined from the TurboTrans programming, see Equation 5.
RTT =
40 ´ éë1 - (CO 5000 )ùû
(kW )
éë(CO 1000 ) - 1ùû
(5)
Where CO is the total output capacitance in µF. CO values greater than or equal to 5000 µF require RTT to be a
short, 0 Ω. (RTT results in a negative value when CO > 5000 µF).
To ensure stability, the value of RTT must be calculated using the minimum required output capacitance
determined from the capacitor transient response charts above.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
19
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
Application Diagram and Waveforms
TurboTrans
VI
1
Track
SmartSync
2
VI
TT
+Sense
3
CI
220 mF
22 mF
4
+Sense
VO
VO
-Sense
GND
6
5
PTH08T240F
11 INH/UVLO
+
RTT
24.3 kW
9
10
7
VOAdj
+
8
RSET
1%
0.05 W
L
O
A
D
CO
2000 mF
Type B
-Sense
GND
GND
UDG-07126
Figure 22. Typical TMS320TCI6488 Application
Without TurboTrans
50 mV/div
With TurboTrans
50 mV/div
2.5 A/ms
50% Load Step
Figure 23. Typical TurboTrans Waveforms (5-V Input)
20
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
UNDERVOLTAGE LOCKOUT (UVLO)
The PTH08T240F power modules incorporate an input undervoltage lockout (UVLO). The UVLO feature
prevents the operation of the module until there is sufficient input voltage to produce a valid output voltage. This
enables the module to provide a clean, monotonic powerup for the load circuit, and also limits the magnitude of
current drawn from the regulator’s input source during the power-up sequence.
The UVLO characteristic is defined by the ON threshold (VTHD) voltage. Below the ON threshold, the Inhibit
control is overridden, and the module does not produce an output. The hysteresis voltage, which is the difference
between the ON and OFF threshold voltages, is set at 500 mV. The hysteresis prevents start-up oscillations,
which can occur if the input voltage droops slightly when the module begins drawing current from the input
source.
The UVLO feature of the PTH08T240F module allows for limited adjustment of the ON threshold voltage. The
adjustment is made via the Inhbit/UVLO Prog control pin (pin 11) using a single resistor (see Figure 24). When
pin 11 is left open circuit, the ON threshold voltage is internally set to its default value, which is 4.3 V. The ON
threshold might need to be raised if the module is powered from a tightly regulated 12-V bus. Adjusting the
threshold prevents the module from operating if the input bus fails to completely rise to its specified regulation
voltage.
Equation 6 determines the value of RUVLO required to adjust VTHD to a new value. The default value is 4.3 V, and
it may only be adjusted to a higher value.
R UVLO +
9690 * ǒ137
ǒ137
VIǓ
(kW)
VIǓ * 585
(6)
Table 8 shows a chart of standard resistor values for RUVLO for different options of the on-threshold (VTHD)
voltage.
Table 8. Standard RUVLO values for Various VTHD values
VTHD (V)
5.0
5.5
6.0
6.5
7.0
7.5
8.0
8.5
RUVLO (kΩ)
88.7
52.3
37.4
28.7
23.2
19.6
16.9
14.7
VI
2
VI
PTH08T240F
11 Inhibit/
UVLO Prog
+
CI
RUVLO
GND
3
4
GND
UDG-07127
Figure 24. Undervoltage Lockout Adjustment Resistor Placement
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
21
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
Soft-Start Power Up
The Auto-Track feature allows the power-up of multiple PTH/PTV modules to be directly controlled from the
Track pin. However in a stand-alone configuration, or when the Auto-Track feature is not being used, the Track
pin should be directly connected to the input voltage, VI (see Figure 25).
When the Track pin is connected to the input voltage the Auto-Track function is permanently disengaged. This
allows the module to power up entirely under the control of its internal soft-start circuitry. When power up is
under soft-start control, the output voltage rises to the set-point at a quicker and more linear rate.
From the moment a valid input voltage is applied, the soft-start control introduces a short time delay (typically
between 5 ms and 15 ms) before allowing the output voltage to rise.
10
VI
(2 V/div)
Track
VI
2
VI
PTH08T240F
VO
(1 V/div)
+
GND
CI
3
4
GND
II
(2 A/div)
UDG-07128
T − Time − 4 ms/div
Figure 25. Defeating the Auto-Track Function
Figure 26. Power-Up Waveform
The output then progressively rises to the module’s setpoint voltage. Figure 26 shows the soft-start power-up
characteristic of the PTH08T240F operating from a 5-V input bus and configured for a 1.1-V output. The
waveforms were measured with a 10-A constant current load and the Auto-Track feature disabled. The initial rise
in input current when the input voltage first starts to rise is the charge current drawn by the input capacitors.
Power-up is complete within 30 ms.
22
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
On/Off Inhibit
For applications requiring output voltage on/off control, the PTH08T240F incorporates an Inhibit control pin. The
inhibit feature can be used wherever there is a requirement for the output voltage from the regulator to be turned
off.
The power modules function normally when the Inhibit pin is left open-circuit, providing a regulated output
whenever a valid source voltage is connected to VI with respect to GND.
Figure 27 shows the typical application of the inhibit function. Note the discrete transistor (Q1). The Inhibit input
has its own internal pull-up. An external pull-up resistor should never be used with the inhibit pin. The input is not
compatible with TTL logic devices. An open-collector (or open-drain) discrete transistor is recommended for
control.
Turning Q1 on applies a low voltage to the Inhibit control pin and disables the output of the module. If Q1 is then
turned off, the module executes a soft-start power-up sequence. A regulated output voltage is produced within 15
ms. Figure 28 shows the typical rise in both the output voltage and input current, following the turn-off of Q1. The
turn off of Q1 corresponds to the rise in the waveform, VINH. The waveforms were measured with a 10-A constant
current load.
VI
2
VI
II
(2 A/div)
PTH08T240F
11
VO
(1 V/div)
+
GND
CI
3
1=Inhibit
4
Q1
BSS 138
GND
VINH
(1 V/div)
UDG-07130
T − Time − 4 ms/div
Figure 27. On/Off Inhibit Control Circuit
Figure 28. Power-Up Response from Inhibit Control
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
23
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
Overcurrent Protection
For protection against load faults, all modules incorporate output overcurrent protection. Applying a load that
exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, the
module periodically attempts to recover by initiating a soft-start power-up. This is described as a hiccup mode of
operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is
removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is
removed, the module automatically recovers and returns to normal operation.
Overtemperature Protection (OTP)
A thermal shutdown mechanism protects the module’s internal circuitry against excessively high temperatures. A
rise in the internal temperature may be the result of a drop in airflow, or a high ambient temperature. If the
internal temperature exceeds the OTP threshold, the module’s Inhibit control is internally pulled low. This turns
the output off. The output voltage drops as the external output capacitors are discharged by the load circuit. The
recovery is automatic, and begins with a soft-start power up. It occurs when the sensed temperature decreases
by about 10°C below the trip point.
The overtemperature protection is a last resort mechanism to prevent thermal stress to the regulator.
Operation at or close to the thermal shutdown temperature is not recommended and reduces the long-term
reliability of the module. Always operate the regulator within the specified safe operating area (SOA) limits for
the worst-case conditions of ambient temperature and airflow.
Differential Output Voltage Remote Sense
Differential remote sense improves the load regulation performance of the module by allowing it to compensate
for any IR voltage drop between its output and the load in either the positive or return path. An IR drop is caused
by the output current flowing through the small amount of pin and trace resistance. With the sense pins
connected, the difference between the voltage measured directly between the VO and GND pins, and that
measured at the Sense pins, is the amount of IR drop being compensated by the regulator. This should be
limited to a maximum of 0.3 V. Connecting the +Sense (pin 6) to the positive load terminal improves the load
regulation at the connection point. For optimal behavior the –Sense (pin 7) must be connected to GND (pin 4)
close to the module (within 10 cm).
If the remote sense feature is not used at the load, connect the +Sense pin to VO (pin 5) and connect the –Sense
pin to the module GND (pin 4).
The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency
dependent components that may be placed in series with the converter output. Examples include OR-ing
diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the remote sense
connection they are effectively placed inside the regulation control loop, which can adversely affect the
stability of the regulator.
24
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
Smart Sync
Smart Sync is a feature that allows multiple power modules to be synchronized to a common frequency. Driving
the Smart Sync pins with an external oscillator set to the desired frequency, synchronizes all connected modules
to the selected frequency. The synchronization frequency can be higher or lower than the nominal switching
frequency of the modules within the range between 240 kHz and 400 kHz (see Electrical Specifications table for
frequency limits). Synchronizing modules powered from the same bus, eliminates beat frequencies reflected back
to the input supply, and also reduces EMI filtering requirements. Eliminating the low beat frequencies (usually <
10 kHz) allows the EMI filter to be designed to attenuate only the synchronization frequency. Power modules can
also be synchronized out of phase to minimize source current loading and minimize input capacitance
requirements. If unused, connect the Smart Sync pin to GND (pin 3). Figure 29 shows a standard circuit with two
modules syncronized 180° out-of-phase using a D flip-flop.
0°
Track
Sync
TurboTrans
VI= 5 V
+Sense
VI
SN74LVC2G74
a
Inhibit/
UVLO
+
VCC
fCLK= 2 x fMOD
CLK
PRE
CLK
Q
D
GND
Q
VO
-Sense
GND
CI 1
330 mF
VO1
PTH08T220W
+
CO1
220 mF
VOAdj
GND
RSET1
180°
Track
Sync
TurboTrans
+Sense
VI
+
CI 2
220 mF
Inhibit/
UVLO
GND
VO2
PTH08T240F
VO
-Sense
+
VOAdj
CO2
1000 mF
RSET2
GND
UDG-07132
Figure 29. Smart Sync Schematic
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
25
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
To achieve the output voltage ripple specified in the electrical characteristics table, the maximum input voltage
for a given output voltage is limited. The input voltage to output voltage ratio limit is 11 to 1 for the PTH08T240F.
However, when using SmartSync, the maximum allowable input voltage varies as a function of output voltage
and switching frequency. Operationally, the maximum input voltage is inversely proportional to switching
frequency. Synchronizing to a higher frequency causes greater restrictions on the input voltage range. For a
given switching frequency, Figure 30 shows how the recommended maximum input voltage varies with output
voltage.
For example, a module operating at 375 kHz and an output voltage of 0.9 V, the maximum input voltage is 8 V.
Exceeding the maximum input voltage may cause in an increase in output ripple voltage and increased output
voltage variation.
As shown in Figure 30, input voltages below 6 V can operate down to the minimum output voltage over the entire
synchronization frequency range. See the Electrical Characteristics table for the synchronization frequency range
and pulse limits.
RECOMMENDED INPUT VOLTAGE
vs
OUTPUT VOLTAGE
15
14
VI - Input Voltage - V
13
240
12
11
400
10
9
275
8
250
325
300
375
fSW (kHz)
350
7
6
5
0.7
0.9
1.1
1.3
1.5
1.7
VO - Output Voltage - V
240
250
275
300
325
350
375
400
1.9
2.1
Figure 30.
Auto-Track™ Function
The Auto-Track function is unique to the PTH/PTV family, and is available with all POLA products. Auto-Track
was designed to simplify the amount of circuitry required to make the output voltage from each module power up
and power down in sequence. The sequencing of two or more supply voltages during power up is a common
requirement for complex mixed-signal applications that use dual-voltage VLSI devices such as the TMS320™
DSP family, microprocessors, and ASICs.
How Auto-Track™ Works
Auto-Track works by forcing the module output voltage to follow a voltage presented at the Track control pin (1).
This control range is limited to between 0 V and the module set-point voltage. Once the track-pin voltage is
raised above the set-point voltage, the module output remains at its set-point (2). As an example, if the Track pin
of a 1.5-V regulator is at 1 V, the regulated output is 1 V. If the voltage at the Track pin rises to 3 V, the regulated
output does not go higher than 1.5 V.
26
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
When under Auto-Track control, the regulated output from the module follows the voltage at its Track pin on a
volt-for-volt basis. By connecting the Track pin of a number of these modules together, the output voltages follow
a common signal during power up and power down. The control signal can be an externally generated master
ramp waveform, or the output voltage from another power supply circuit (3). For convenience, the Track input
incorporates an internal RC-charge circuit. This operates off the module input voltage to produce a suitable rising
waveform at power up.
Typical Sequencing Application
The basic implementation of Auto-Track allows for simultaneous voltage sequencing of a number of Auto-Track
compliant modules. Connecting the Track inputs of two or more modules forces their track input to follow the
same collective RC-ramp waveform, and allows their power-up sequence to be coordinated from a common
Track control signal. This can be an open-collector (or open-drain) device, such as a power-up reset voltage
supervisor IC. See U3 in Figure 31.
To coordinate a power-up sequence, the Track control must first be pulled to ground potential. This should be
done at or before input power is applied to the modules. The ground signal should be maintained for at least
20 ms after input power has been applied. This brief period gives the modules time to complete their internal
soft-start initialization (4), enabling them to produce an output voltage. A low-cost supply voltage supervisor IC,
that includes a built-in time delay, is an ideal component for automatically controlling the Track inputs at power
up.
Figure 31 shows how the TL7712A supply voltage supervisor IC (U3) can be used to coordinate the sequenced
power up of PTH08T240F modules. The output of the TL7712A supervisor becomes active above an input
voltage of 3.6 V, enabling it to assert a ground signal to the common track control well before the input voltage
has reached the module's undervoltage lockout threshold. The ground signal is maintained until approximately 28
ms after the input voltage has risen above U3's voltage threshold, which is 4.3 V. The 28-ms time period is
controlled by the capacitor CT. The value of 2.2 µF provides sufficient time delay for the modules to complete
their internal soft-start initialization. The output voltage of each module remains at zero until the track control
voltage is allowed to rise. When U3 removes the ground signal, the track control voltage automatically rises. This
causes the output voltage of each module to rise simultaneously with the other modules, until each reaches its
respective set-point voltage.
Figure 32 shows the output voltage waveforms after input voltage is applied to the circuit. The waveforms, VO1
and VO2, represent the output voltages from the two power modules, U1 (3.3 V) and U2 (1.8 V), respectively.
VTRK, VO1, and VO2 are shown rising together to produce the desired simultaneous power-up characteristic.
The same circuit also provides a power-down sequence. When the input voltage falls below U3's voltage
threshold, the ground signal is re-applied to the common track control. This pulls the track inputs to 0 V, forcing
the output of each module to follow, as shown in Figure 33. Power down is normally complete before the input
voltage has fallen below the modules' undervoltage lockout. This is an important constraint. Once the modules
recognize that an input voltage is no longer present, their outputs can no longer follow the voltage applied at their
track input. During a power-down sequence, the fall in the output voltage from the modules is limited by the
Auto-Track slew rate capability.
Notes on Use of Auto-Track™
1. The Track pin voltage must be allowed to rise above the module set-point voltage before the module
regulates at its adjusted set-point voltage.
2. The Auto-Track function tracks almost any voltage ramp during power up, and is compatible with ramp
speeds of up to 1 V/ms.
3. The absolute maximum voltage that may be applied to the Track pin is the input voltage VI.
4. The module cannot follow a voltage at its track control input until it has completed its soft-start initialization.
This takes about 20 ms from the time that a valid voltage has been applied to its input. During this period, it
is recommended that the Track pin be held at ground potential.
5. The Auto-Track function is disabled by connecting the Track pin to the input voltage (VI). When Auto-Track is
disabled, the output voltage rises according to its soft-start rate after input power has been applied.
6. The Auto-Track pin should never be used to regulate the module's output voltage for long-term, steady-state
operation.
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
27
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
RTT1
VI
12 V
AutoTrack
TurboTrans
VI
SmartSync
8
VCC
7
2
3
CT
-Sense
Inhibit/UVLO
U3
TL7712A
REF
RESET
VO1
3.3 V
+
CI
1
5
RESIN
1
VO
U1
PTH08T240W
+
SENSE
RESET
+Sense
CO1
VOAdj
GND
RRESET
10 kW
RSET1
6
1.62 kW
GND
GND
4
CREF
0.1 mF
CT
2.2 mF
RTT2
AutoTrack
TurboTrans
+Sense
VO
VI
VO2
1.8 V
U2
PTH08T240F
+
-Sense
+
Inhibit/UVLO
CI
2
GND
CO2
VOAdj
RSET2
4.75 kW
GND
UDG-07133
Figure 31. Sequenced Power Up and Power Down Using Auto-Track
VTRK (1 V/div)
VTRK (1 V/div)
VO1 (1 V/div)
VO1 (1 V/div)
VO2 (1 V/div)
VO2 (1 V/div)
t − Time − 20 ms/div
t − Time − 400 ms/div
Figure 32. Simultaneous Power Up
With Auto-Track Control
28
Submit Documentation Feedback
Figure 33. Simultaneous Power Down
With Auto-Track Control
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
Prebias Startup Capability
A prebias startup condition occurs as a result of an external voltage being present at the output of a power
module prior to its output becoming active. This often occurs in complex digital systems when current from
another power source is backfed through a dual-supply logic component, such as an FPGA or ASIC. Another
path might be via clamp diodes as part of a dual-supply power-up sequencing arrangement. A prebias can cause
problems with power modules that incorporate synchronous rectifiers. This is because under most operating
conditions, these types of modules can sink as well as source output current.
The PTH family of power modules incorporate synchronous rectifiers, but does not sink current during startup(1),
or whenever the Inhibit pin is held low. However, to ensure satisfactory operation of this function, certain
conditions must be maintained(2). Figure 34 shows an application demonstrating the prebias startup capability.
The startup waveforms are shown in Figure 35. Note that the output current (IO) is negligible until the output
voltage rises above the voltage backfed through the intrinsic diodes.
The prebias start-up feature is not compatible with Auto-Track. When the module is under Auto-Track control, it
sinks current if the output voltage is below that of a back-feeding source. To ensure a pre-bias hold-off one of
two approaches must be followed when input power is applied to the module. The Auto-Track function must
either be disabled(3), or the module’s output held off (for at least 50 ms) using the Inhibit pin. Either approach
ensures that the Track pin voltage is above the set-point voltage at start up.
1. Startup includes the short delay (approximately 10 ms) prior to the output voltage rising, followed by the rise
of the output voltage under the module’s internal soft-start control. Startup is complete when the output
voltage has risen to either the set-point voltage or the voltage at the Track pin, whichever is lowest.
2. To ensure that the regulator does not sink current when power is first applied (even with a ground signal
applied to the Inhibit control pin), the input voltage must always be greater than the output voltage throughout
the power-up and power-down sequence.
3. The Auto-Track function can be disabled at power up by immediately applying a voltage to the module’s
Track pin that is greater than its set-point voltage. This can be easily accomplished by connecting the Track
pin to VI.
3.3 V
VI = 5 V
Track
VI
+Sense
PTH08T240W
Inhibit GND
Vadj
Vo = 2.5 V
VO
Io
-Sense
VCCIO
VCORE
+
+
CI
CO
RSET
2.37 kW
ASIC
Figure 34. PreBias Startup Application Circuit
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
29
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
VIN (1 V/div)
VO (1 V/div)
IO (2 A/div)
t - Time - 4 ms/div
Figure 35. Prebias Startup Waveforms
30
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PTH08T240F
www.ti.com........................................................................................................................................ SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008
TAPE AND REEL
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
31
PTH08T240F
SLTS277C – DECEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
TRAY
32
Submit Documentation Feedback
Copyright © 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): PTH08T240F
PACKAGE OPTION ADDENDUM
www.ti.com
8-Dec-2008
PACKAGING INFORMATION
Orderable Device
Status (1)
Package
Type
Package
Drawing
Pins Package Eco Plan (2)
Qty
PTH08T240FAD
ACTIVE
DIP MOD
ULE
EBS
11
49
Pb-Free
(RoHS)
Call TI
N / A for Pkg Type
PTH08T240FAS
ACTIVE
DIP MOD
ULE
EBT
11
49
TBD
Call TI
Level-1-235C-UNLIM/
Level-3-260C-168HRS
PTH08T240FAST
ACTIVE
DIP MOD
ULE
EBT
11
250
TBD
Call TI
Level-1-235C-UNLIM/
Level-3-260C-168HRS
PTH08T240FAZ
ACTIVE
DIP MOD
ULE
BBT
11
49
Pb-Free
(RoHS)
Call TI
Level-3-260C-168 HR
PTH08T240FAZT
ACTIVE
DIP MOD
ULE
BBT
11
250
Pb-Free
(RoHS)
Call TI
Level-3-260C-168 HR
Lead/Ball Finish
MSL Peak Temp (3)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Amplifiers
Data Converters
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
RF/IF and ZigBee® Solutions
amplifier.ti.com
dataconverter.ti.com
dsp.ti.com
www.ti.com/clocks
interface.ti.com
logic.ti.com
power.ti.com
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/lprf
Applications
Audio
Automotive
Broadband
Digital Control
Medical
Military
Optical Networking
Security
Telephony
Video & Imaging
Wireless
www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/medical
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated