SSC SSM7002EGU

SSM7002EGU
N-channel Enhancement-mode Power MOSFET
PRODUCT SUMMARY
BVDSS
R DS(ON)
50V
3Ω
ID
250mA
DESCRIPTION
The SSM7002EGU acheives fast switching performance
with low gate charge without a complex drive circuit. It
is suitable for low voltage applications such as small
converters and general load-switching circuits.
The SSM7002EGU is supplied in a RoHS-compliant
SOT-323 package, which is widely used for low-power
commercial and industrial surface mount applications
where a small footprint is required.
Pb-free; RoHS-compliant SOT-323
D
S
SOT-323
G
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
VDS
Drain-source voltage
VGS
Gate-source voltage
3
,
ID
Continuous drain current
ISD
Source-drain diode current
IDM
PD
Pulsed drain current
T A = 25°C
1,2
3
Total power dissipation , TA = 25°C
TA = 75°C
Value
Units
50
V
± 20
V
250
mA
115
mA
1.0
A
200
mW
120
mW
TSTG
Storage temperature range
-55 to 150
°C
TJ
Operating junction temperature range
-55 to 150
°C
THERMAL CHARACTERISTICS
Symbol
RΘJA
Parameter
Maximum thermal resistance, junction-ambient
3
Value
Units
625
°C/W
Notes:
1.Pulse width must be limited to avoid exceeding the maximum junction temperature of 150°C.
2.Pulse width <300us, duty cycle <2%.
3.Mounted on FR4 board
6/26/2006 Rev.3.02
www.SiliconStandard.com
1 of 5
SSM7002EGU
ELECTRICAL CHARACTERISTICS
Symbol
Parameter
(at Tj = 25°C, unless otherwise specified)
Test Conditions
Min.
Typ.
Max. Units
BVDSS
Drain-source breakdown voltage
VGS=0V, ID=10uA
50
-
-
V
ID(ON)
On-state drain current
VDS= 7V, VGS=10V
500
-
-
mA
RDS(ON)
Static drain-source on-resistance
VGS=10V, ID =250mA
-
-
3
Ω
VGS=5V, ID =50mA
-
-
4
Ω
VDS=VGS, ID=250uA
1
-
2.5
V
VGS(th)
Gate threshold voltage
gfs
Forward transconductance
VDS=7V, ID=200mA
80
-
-
mS
IDSS
Drain-source leakage current
VDS=50V, VGS=0V
-
-
1.0
uA
IGSS
Gate-source leakage current
VGS=±20V
-
-
±100
nA
td(on)
Turn-on delay time 2
VDS=30V
-
7.5
20
ns
tr
Rise time
ID=100mA
-
6
-
ns
td(off)
Turn-off delay time
RG=10Ω , VGEN=10V
-
7.5
20
ns
tf
Fall time
-
3
-
ns
Ciss
Input capacitance
VGS=0V
-
19
50
pF
Coss
Output capacitance
VDS=25V
-
10
25
pF
Crss
Reverse transfer capacitance
f=1.0MHz
-
3
5
pF
Min.
Typ.
-
0.76
Source-Drain Diode
Symbol
VSD
Parameter
Forward voltage
2
Test Conditions
IS=115mA, VGS=0V
Max. Units
1.5
V
Notes:
1.Pulse width must be limited to avoid exceeding the maximum junction temperature of 150°C.
2.Pulse width <300us, duty cycle <2%.
6/26/2006 Rev.3.02
www.SiliconStandard.com
2 of 5
Drain Current (A)
Drain Current (A)
SSM7002EGU
Drain to source voltage (V)
Gate to source voltage (V)
Fig 2. Typical transfer characteristics
Capacitance (pF)
Drain to source resistance (Ω ))
Fig 1. Typical output characteristics
Drain current (A)
Drain to source voltage (V)
Fig 4. Normalized on-resistance
vs. junction temperature
Source-drain Current (A)
Gate– source threshold voltage (V)
Fig 3. Typical Capacitance
Body diode forward voltage (V)
Fig 5. Forward characteristics of
the reverse diode
6/26/2006 Rev.3.02
Junction temperature (°C)
Fig 6. Gate threshold voltage vs.
junction temperature
www.SiliconStandard.com
3 of 5
Gate –source voltage (V)
Transconductance (S)
SSM7002EGU
Drain to source current (A)
Total gate charge (nC)
Fig 8. Typical transconductance
Drain Current (A)
Fig 7. Gate charge characteristics
Drain-source voltage (V)
Transient thermal impedance r(t)
Fig 9. Maximum safe operating area
Square wave pulse duration (S)
Fig 10. Normalized Transient Thermal Impedance
6/26/2006 Rev.3.02
www.SiliconStandard.com
4 of 5
SSM7002EGU
PHYSICAL DIMENSIONS
SOT-323
A
A1
bp
C
D
E
SOT-323 DIMENSIONS
MILLIMETERS
INCHES
MIN
MAX
MIN
MAX
0.80
1.10
0.0315
0.0433
-0.10
-0.0039
0.30
0.40
0.0118
0.0157
0.10
0.25
0.0039
0.0098
1.80
2.20
0.0709
0.0866
1.15
1.35
0.0453
0.0531
e
e1
He
Lp
Q
W
Θ
1.30
0.65
2.00
0.15
0.13
0.20
10°
DIM
--2.20
0.45
0.23
---
0.0512
0.0256
0.0787
0.0059
0.0051
0.0079
10°
--0.0866
0.0177
0.0091
---
PACKING: Moisture sensitivity level MSL3
3000 pcs in antistatic tape on a reel packed in a moisture barrier bag (MBB).
Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no
guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no
responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its
use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including
without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to
the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of
Silicon Standard Corporation or any third parties.
6/26/2006 Rev.3.02
www.SiliconStandard.com
5 of 5