ETC PI74AVC+16344K

PI74AVC+16344
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
2.5V, 1-Bit to 4-Bit Address Driver
with 3-State Outputs
Product Description
Product Features
• PI74AVC+16344 is designed for low-voltage operation
Pericom Semiconductor’s PI74AVC+ series of logic circuits are
produced using the Company’s advanced submicron CMOS
technology, achieving industry leading speed.
The PI74AVC+16344 is a 1-bit to 4-bit buffer/driver designed for
1.65V to 3.6V VCC operation.
The address/driver is designed for applications where four separate
memory locations must be addressed by a single address.
To ensure the high-impedance state during power up or power
down, OE should be tied to VCC through a pullup resistor; the
minimum value of the resistor is determined by the current sinking
capability of the driver.
• VCC = 1.65V to 3.6V
• True ±24mA Balanced Drive @3.3V
• IOFF supports partial power down operation
• I/O Tolerant
• All outputs contain a patented DDC
(Dynamic DriveControl) circuit that reduces noise without
degrading propagation delay.
• Industrial operation: –40°C to +85°C
• Available Packages:
– 56-pin 240 mil wide plastic TSSOP (A)
– 56-pin 173 mil wide plastic TVSOP (K)
Logic Block Diagram
OE1 1
OE3
29
2 1B1
1A
34 5B1
8
6
5A
1B4
30 5B4
9 2B1
41 6B1
2A 14
13
OE2
36
6A 42
37
2B4
28
OE4
56
16 3B1
3A
4A
48 7B1
15
20
6B4
7A
43
3B4
44 7B4
23 4B1
55 8B1
21
8A 49
27 4B4
51 8B4
1
PS8441A
05/14/01
PI74AVC+16344
2.5V, 1-Bit to 4-Bit Address Driver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Pin Description
Pin Name
Truth Table(1)
D e s cription
Inputs
OE
3- State O utput Enable Inputs (Active LO W)
A
B
Outputs
OEn
A
Bn
Inputs
L
H
H
3- State O utputs
L
L
L
GND
Ground
H
H
Z
VCC
Power
Note:
1. H
L
X
Z
Pin Configuration
OE1
1B1
1B2
GND
1B3
1B4
VCC
1A
2B1
2B2
GND
2B3
2B4
2A
3A
3B1
3B2
GND
3B3
3B4
4A
VCC
4B1
4B2
GND
4B3
4B4
OE2
1
2
56
55
OE4
3
4
5
54
53
52
8B2
6
7
8
51
50
49
8B4
9
10
48
47
7B1
46
11
45
12
56-Pin
44
13
A,K
High Signal Level
Low Signal Level
Irrelevant
High Impedance
8B1
GND
8B3
VCC
8A
7B2
GND
7B3
7B4
43
42
41
7A
17
18
40
6B2
39
GND
19
20
21
38
37
36
6B3
22
23
24
35
34
33
VCC
25
26
32
31
GND
27
28
30
29
5B4
14
15
16
=
=
=
=
6A
6B1
6B4
5A
5B1
5B2
5B3
OE3
2
PS8441A
05/14/01
PI74AVC+16344
2.5V, 1-Bit to 4-Bit Address Driver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Supply voltage range, VCC ............................................................................. –0.5V to +4.6V
Input voltage range, VI ............................................................................................... –0.5V to +4.6V
Voltage range applied to any output in the
high-impedance or power-off state, VO(1) ....................................................... –0.5V to +4.6V
Voltage range applied to any output in the
high or low state, VO(1,2) .................................................................................. –0.5V to VCC +0.5V
Input clamp current, IIK (VI <0) ........................................................................ –50mA
Output clamp current, IOK (VO <0) .................................................................. –50mA
Continuous output current, IO ....................................................................................... ±50mA
Continuous current through each VCC or GND ............................................. ±100mA
Package thermal impedance, θJA(3): package A ............................................... 64°C/W
package K ............................................... 48°C/W
Storage Temperature range, Tstg ......................................................................... –65°C to 150°C
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions
above those indicated in the operational sections of
this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may
affect reliability.
Notes:
1. Input & output negative-voltage ratings may be exceeded if the input and output curent rating are observed.
2. Output positive-voltage rating may be exceeded up to 4.6V maximum if theoutput current rating is observed.
3. The package thermal impedance is calculated in accordance with JESD 51.
Recommended Operating Conditions(1)
VCC
VIH
Supply Voltage
High- level Input Voltage
M in.
M ax.
Operating
1.65
3.6
Data retention only
1.2
VCC = 1.2V
VCC
VCC = 1.65V to 1.95V
0.65 x VCC
VCC = 2.3V to 2.7V
VCC = 3V to 3.6V
VIL
Low- level Input Voltage
1.7
2
VCC = 1.2V
Gnd
VCC = 1.65V to 1.95V
VI
Input Voltage
VO
Output Voltage
IOH High- level output current
IOL
Low- level output current
∆t∆v Input transition rise or fall rate
TA
Units
V
0.35 x VCC
VCC = 2.3V to 2.7V
0.7
VCC = 3V to 3.6V
0.8
0
3.6
Active State
0
VCC
3- State
0
3.6
VCC = 1.65V to 1.95V
–6
VCC = 2.3V to 2.7V
– 12
VCC = 3V to 3.6V
– 24
mA
VCC = 1.65V to 1.95V
6
VCC = 2.3V to 2.7V
12
VCC = 3V to 3.6V
24
VCC = 1.65V to 3.6V
5
ns/V
85
°C
Operating free- air temperature
–40
Notes:
1. All unused inputs must be held at VCC or GND to ensure proper device operation.
3
PS8441A
05/14/01
PI74AVC+16344
2.5V, 1-Bit to 4-Bit Address Driver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
DC Electrical Characteristics (Over the Operating Range, TA = –40°C +85°C)
Parame te rs
Te s t Conditions (1)
IOH = –100µA
VOH
VCC
M in.
1.65V to 3.6V
VCC –0.2V
IOH = –6mA
VIH = 1.07V
1.65V
1.2
IOH = –12mA
VIH = 1.7V
2.3V
1.75
3V
2.0
IOH = –24mA
VIH = 2V
M ax.
Units
V
IOL = 100µA
VOL
1.65V to 3.6V
0.2
IOL = 6mA
VIH = 0.57V
1.65V
0.45
IOL = 12mA
VIH = 0.7V
2.3V
0.55
3V
0.8
VI = VCC or GND
3.6V
±2.5
IOFF
VI or VO = 3.6V
0
±10
IOZ
VI = VCC or GND
3.6V
±10
ICC
VO = VCC or GND
3.6V
40
2.5V
4
3.3V
4
2.5V
6
3.3V
6
2.5V
8
3.3V
8
IOL = 24mA
II
CI
Control Inputs
Control Inputs
VIH = 0.8V
IO = 0
VI = VCC or GND
Data Inputs
CO
O utputs
VO = VCC or GND
µA
pF
Note:
1. Typical values are measured at TA = 25°C.
4
PS8441A
05/14/01
PI74AVC+16344
2.5V, 1-Bit to 4-Bit Address Driver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Switching Characteristics
(Over recommended operating free-air temperature range, unless otherwise noted, see Figures 1 thru 4)
Parame te rs
From
(Input)
tpd
A
ten
OE
tdis
OE
To
(Output)
VCC = 1.2V
M in.
B
M ax.
VCC = 1.5V
± 0. 1V
M in.
M ax.
VCC = 1.8V
± 0. 15V
M in.
M ax.
VCC = 2.5V
± 0. 2V
M in.
M ax.
VCC = 3.3V
± 0. 3V
M in.
5. 0
4. 0
3. 5
2. 5
2. 2
5. 4
4. 2
4. 0
3. 0
2. 5
5. 4
4. 2
4. 0
3. 0
2. 5
0. 5
0. 5
0. 5
0. 3
0. 3
0. 3
tsk(o)(1)
tsk(b)(1)
Units
M ax.
ns
Note:
1. This is the skew between any two outputs of the same package, and switching the same direction.
For tsk(o) Output 1 and Output 2 are any two outputs. For tsk(b), Output 1 and Output 2 are in the same bank.
Operating Characteristics, TA= 25°C
Parame te rs
Cpd Power
Dissipation
Capacitance
O utputs Enabled
O utputs Disabled
VCC = 1.8V
±0.15V
VCC = 2.5V
±0.2V
VCC = 3.3V
±0.3V
Te s t Conditions
Typical
Typical
Typical
CL = 0pF,
f = 10 MHz
65
75
85
3
4
5
5
Units
pF
PS8441A
05/14/01
PI74AVC+16344
2.5V, 1-Bit to 4-Bit Address Driver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PARAMETER MEASUREMENT INFORMATION
VCC = 1.2V AND 1.5V ± 0.1V
2xVCC
S1
2Ω
From Output
Under Test
CL = 15pF
Open
GND
2Ω
(See Note A)
Te s t
S1
tpd
tPLZ/tPZL
tPHZ/tPZH
O pen
2 x VCC
GND
Load Circuit
VCC
Timing
VCC/2
Input
tW
0V
tsu
VCC
VCC/2
Input
th
VCC/2
0V
VCC
Data
VCC/2
Input
VCC/2
Voltage Waveforms
Pulse Duration
0V
Voltage Waveforms
Setup and Hold Times
Output
Control
(Low Level
Enabling)
VCC
Input
VCC/2
VCC/2
tPLH
tPHL
VOH
Output
VCC/2
Output
Waveform 2
S1 at GND
(see Note B)
VCC/2
VOL
Voltage Waveforms
Propagation Delay Times
VCC/2
0V
tPZL
Output
Waveform 1
S1 at 2 x VCC
(see Note B) t
PZH
0V
VCC /2
VCC
tPLZ
VCC
VCC/2
VOL +0.1V
VOL
tPHZ
VCC/2
VOH –0.1V
VOH
0V
Voltage Waveforms
Enable and Disable Times
Figure 1. Load Circuit and Voltage Waveforms
Notes:
A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50Ω, tR ≤ 2.0ns, tF ≤ 2.0ns.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis
F. tPZL and tPZH are the same as ten
G. tPLH and tPHL are the same as tpd
6
PS8441A
05/14/01
PI74AVC+16344
2.5V, 1-Bit to 4-Bit Address Driver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PARAMETER MEASUREMENT INFORMATION
VCC = 1.8V ±0.15V
2xVCC
S1
12ΩkΩ
From Output
Under Test
CL = 30
15pF
Open
GND
2Ω
1 kΩ
(See Note A)
Te s t
S1
tpd
tPLZ/tPZL
tPHZ/tPZH
O pen
2 x VCC
GND
Load Circuit
VCC
Timing
VCC/2
Input
tW
0V
tsu
VCC
VCC/2
Input
th
VCC/2
0V
VCC
Data
VCC/2
Input
VCC/2
Voltage Waveforms
Pulse Duration
0V
Voltage Waveforms
Setup and Hold Times
Output
Control
(Low Level
Enabling)
VCC
Input
VCC/2
VCC/2
tPLH
tPHL
VOH
Output
VCC/2
Output
Waveform 2
S1 at GND
(see Note B)
VCC/2
VOL
Voltage Waveforms
Propagation Delay Times
VCC/2
0V
tPZL
Output
Waveform 1
S1 at 2 x VCC
(see Note B) t
PZH
0V
VCC /2
VCC
tPLZ
VCC
VCC/2
VOL +0.1V
0.15V
VOL
tPHZ
VCC/2
VOH –0.1V
0.15V
VOH
0V
Voltage Waveforms
Enable and Disable Times
Figure 2. Load Circuit and Voltage Waveforms
Notes:
A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50Ω, tR ≤ 2.0ns, tF ≤ 2.0ns.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis
F. tPZL and tPZH are the same as ten
G. tPLH and tPHL are the same as tpd
7
PS8441A
05/14/01
PI74AVC+16344
2.5V, 1-Bit to 4-Bit Address Driver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PARAMETER MEASUREMENT INFORMATION
VCC = 2.5V ±0.2V
2xVCC
S1
500Ω
2Ω
From Output
Under Test
CL =30
15pF
Open
GND
500Ω
2Ω
(See Note A)
Te s t
S1
tpd
tPLZ/tPZL
tPHZ/tPZH
O pen
2 x VCC
GND
Load Circuit
VCC
Timing
VCC/2
Input
tW
0V
tsu
VCC
VCC/2
Input
th
VCC/2
0V
VCC
Data
VCC/2
Input
VCC/2
Voltage Waveforms
Pulse Duration
0V
Voltage Waveforms
Setup and Hold Times
Output
Control
(Low Level
Enabling)
VCC
Input
VCC/2
VCC/2
tPLH
tPHL
VOH
Output
VCC/2
Output
Waveform 2
S1 at GND
(see Note B)
VCC/2
VOL
Voltage Waveforms
Propagation Delay Times
VCC/2
0V
tPZL
Output
Waveform 1
S1 at 2 x VCC
(see Note B) t
PZH
0V
VCC /2
VCC
tPLZ
VCC
VCC/2
VOL +0.15V
VOL
tPHZ
VCC/2
VOH –0.15V
VOH
0V
Voltage Waveforms
Enable and Disable Times
Figure 3. Load Circuit and Voltage Waveforms
Notes:
A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50Ω, tR ≤ 2.0ns, tF ≤ 2.0ns.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis
F. tPZL and tPZH are the same as ten
G. tPLH and tPHL are the same as tpd
8
PS8441A
05/14/01
PI74AVC+16344
2.5V, 1-Bit to 4-Bit Address Driver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PARAMETER MEASUREMENT INFORMATION
VCC = 3.3V ±0.3V
2xVCC
S1
500Ω
2Ω
From Output
Under Test
CL = 30
15pF
Open
GND
500Ω
2Ω
(See Note A)
Te s t
S1
tpd
tPLZ/tPZL
tPHZ/tPZH
O pen
2 x VCC
GND
Load Circuit
VCC
Timing
VCC/2
Input
tW
0V
tsu
VCC
VCC/2
Input
th
VCC/2
0V
VCC
Data
VCC/2
Input
VCC/2
Voltage Waveforms
Pulse Duration
0V
Voltage Waveforms
Setup and Hold Times
Output
Control
(Low Level
Enabling)
VCC
Input
VCC/2
VCC/2
tPLH
tPHL
VOH
Output
VCC/2
Output
Waveform 2
S1 at GND
(see Note B)
VCC/2
VOL
Voltage Waveforms
Propagation Delay Times
VCC/2
0V
tPZL
Output
Waveform 1
S1 at 2 x VCC
(see Note B) t
PZH
0V
VCC /2
VCC
tPLZ
VCC
VCC/2
VOL +0.1V
0.3V
VOL
tPHZ
VCC/2
VOH –0.1V
0.3V
VOH
0V
Voltage Waveforms
Enable and Disable Times
Figure 4. Load Circuit and Voltage Waveforms
Notes:
A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input impulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50Ω, tR ≤ 2.0ns, tF ≤ 2.0ns.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis
F. tPZL and tPZH are the same as ten
G. tPLH and tPHL are the same as tpd
9
PS8441A
05/14/01
PI74AVC+16344
2.5V, 1-Bit to 4-Bit Address Driver
with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Packaging Mechanical 56-Pin TSSOP (A Package)
56
.236
.244
1
.547
.555
6.0
6.2
13.9
14.1
1.20
SEATING PLANE
.047
Max.
.004 0.09
.008 0.20
.0197
BSC
0.50
.007
.011
0.17
0.27
X.XX DENOTES DIMENSIONS
X.XX IN MILLIMETERS
0.45 .018
0.75 .030
.002
.006
0.05
0.15
.319 BSC
8.1
Packaging Mechanical 56-Pin TVSOP (K Package)
56
.169
.177
4.30
4.50
0.09
0.20
.0035
.008
1
.441
.449
0.45 .018
0.75 .030
.031
.041
0.80
1.05
11.20
11.40
.252
BSC
6.4
SEATING
PLANE
.016
BSC
0.40
X.XX
X.XX
.002
.006
0.05
0.15
.005
.009
0.13
0.23
.047
1.20
Max.
DENOTES DIMENSIONS
IN MILLIMETERS
Ordering Information
Orde ring Info.
D e s cription
PI74AVC+16344A
56- pin, 240- mil wide plastic TSSO P
PI74AVC+16344K
56- pin, 173- mil wide plastic TVSO P
Pericom Semiconductor Corporation
2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com
10
PS8441A
05/14/01