DRV5013 Digital-Latch Hall Effect Sensor (Rev. C)

Sample &
Buy
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
DRV5013
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
DRV5013 Digital-Latch Hall Effect Sensor
1 Features
2 Applications
•
•
•
•
•
•
•
•
1
•
•
•
•
•
•
•
Digital Bipolar-Latch Hall Sensor
Superior Temperature Stability
– BOP ±10% Over Temperature
High Sensitivity Options (BOP and BRP )
– +2.7 / –2.7 mT (AD, see Figure 22)
– +6 / –6 mT (AG, see Figure 22)
– +12 / –12 mT (BC, see Figure 22)
Supports a Wide Voltage Range
– 2.5 to 38 V
– No External Regulator Required
Wide Operating Temperature Range
– TA = –40 to 125°C (Q, see Figure 22)
Open Drain Output (30-mA Sink)
Fast 35-µs Power-On Time
Small Package and Footprint
– Surface Mount 3-Pin SOT-23 (DBZ)
– 2.92 mm × 2.37 mm
– Through-Hole 3-Pin SIP (LPG)
– 4.00 mm × 3.15 mm
Protection Features
– Reverse Supply Protection (up to –22 V)
– Supports up to 40-V Load Dump
– Output Short-Circuit Protection
– Output Current Limitation
Power Tools
Flow Meters
Valve and Solenoid Status
Brushless DC Motors
Proximity Sensing
Tachometers
3 Description
The DRV5013 device is a chopper-stabilized Hall
Effect Sensor that offers a magnetic sensing solution
with superior sensitivity stability over temperature and
integrated protection features.
The magnetic field is indicated via a digital bipolar
latch output. The IC has an open drain output stage
with 30-mA current sink capability. A wide operating
voltage range from 2.5 to 38 V with reverse polarity
protection up to –22 V makes the device suitable for
a wide range of industrial applications.
Internal protection functions are provided for reverse
supply conditions, load dump, and output short circuit
or over current.
Device Information(1)
PART NUMBER
DRV5013
PACKAGE
BODY SIZE (NOM)
SOT-23 (3)
2.92 × 2.37 mm
SIP (3)
4.00 × 3.15 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
4 Output State
SOT-23
SIP
OUT
Bhys
B (mT)
BRP
(North)
BOF
BOP
(South)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
DRV5013
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Output State ...........................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
1
2
4
5
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
5
5
5
5
6
6
6
7
Absolute Maximum Ratings ......................................
Handling Ratings.......................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Switching Characteristics ..........................................
Magnetic Characteristics...........................................
Typical Characteristics ..............................................
8
Detailed Description .............................................. 9
8.1
8.2
8.3
8.4
9
Overview ................................................................... 9
Functional Block Diagram ......................................... 9
Feature Description................................................. 10
Device Functional Modes........................................ 15
Application and Implementation ........................ 16
9.1 Application Information............................................ 16
9.2 Typical Application .................................................. 16
10 Power Supply Recommendations ..................... 18
11 Device and Documentation Support ................. 19
11.1
11.2
11.3
11.4
Device Support......................................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
19
20
20
20
12 Mechanical, Packaging, and Orderable
Information ........................................................... 20
5 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (July 2014) to Revision C
Page
•
Updated high sensitivity options ............................................................................................................................................ 1
•
Updated the max operating junction temperature to 150°C .................................................................................................. 5
•
Updated the output rise and fall time typical values and removed max values in Switching Characteristics ....................... 6
•
Updated the values in Magnetic Characteristics ................................................................................................................... 6
•
Updated all Typical Characteristics graphs ........................................................................................................................... 7
•
Updated Equation 4 ............................................................................................................................................................. 17
•
Updated Figure 22 ............................................................................................................................................................... 19
Changes from Revision A (March 2014) to Revision B
Page
•
Changed IOCP minimum and maximum values from 20 and 40 to 15 and 45 (respectively) in the Electrical
Characteristics table ............................................................................................................................................................... 6
•
Updated the hysteresis values for each device option in the Magnetic Characteristics table................................................ 6
•
Changed the MIN value for the +2.3 / – 2.3 mt BRP parameter from –4 to –5 in the Magnetic Characteristics table ........... 6
Changes from Original (March 2014) to Revision A
Page
•
Changed the power-on value from 50 to 35 µs in the Features list ...................................................................................... 1
•
Changed RPM Meter to Tachometers in the Applications list ............................................................................................... 1
•
Changed all references to Hall IC to Hall Effect Sensor ....................................................................................................... 1
•
Changed the type of the OUT terminal from OD to Output in the Pin Functions table ......................................................... 4
•
Deleted the Output terminal current row in the Absolute Maximum Ratings table and changed VCCmax to VCC after
the voltage ramp rate for the power supply voltage ............................................................................................................... 5
•
Changed RO to R1 in the test conditions for tr and tf in the Switching Characteristics table.................................................. 6
•
Added the bandwidth parameter to the Magnetic Characteristics table ................................................................................ 6
•
Changed the MIN value for the +2.3 / – 2.3 mt BRP parameter from +2.3 to –2.3 in the Magnetic Characteristics
table ....................................................................................................................................................................................... 6
•
Deleted the condition statement from the Typical Characteristics section and changed all references of TJ to TA in
2
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
DRV5013
www.ti.com
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
the graph condition statements ............................................................................................................................................. 7
•
Deleted Number from the Power-On Time case names and added conditions to the captions of the case timing
diagrams .............................................................................................................................................................................. 11
•
Added the R1 tradeoff and lower current text after the equation in the Output Stage section ........................................... 13
•
Added the C2 not required for most applications text after the second equation in the Output Stage section.................... 14
•
Changed IO to ISINK in the condition statement of the FET overload fault condition in the Reverse Supply Protection
section .................................................................................................................................................................................. 15
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
3
DRV5013
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
www.ti.com
6 Pin Configuration and Functions
For additional configuration information, see Device Markings and Mechanical, Packaging, and Orderable
Information.
3-Pin SOT-23
DBZ Package
(Top View)
3-Pin SIP
LPG Package
(Top View)
OUT
2
3
GND
1
1
2
3
VCC
VCC
OUT
GND
Pin Functions
PIN
NAME
NUMBER
TYPE
DESCRIPTION
Ground terminal
DBZ
LPG
GND
3
2
GND
OUT
2
3
Output
VCC
1
1
PWR
4
Hall sensor open-drain output. The open drain requires a resistor pullup.
2.5 to 38 V power supply. Bypass this terminal to the GND terminal with a 0.01-µF
(minimum) ceramic capacitor rated for VCC.
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
DRV5013
www.ti.com
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
(1)
VCC
Power supply voltage
MIN
MAX
UNIT
–22 (2)
40
V
Voltage ramp rate (VCC), VCC < 5 V
Unlimited
Voltage ramp rate (VCC), VCC > 5 V
0
2
V/µs
Output terminal voltage
OUT
–0.5
40
V
Output terminal reverse current during
reverse supply condition
OUT
0
100
mA
Operating junction temperature, TJ
(1)
(2)
(3)
–40
150
(3)
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Ensured by design. Only tested to –20 V.
Tested in production to TA = 125°C.
7.2 Handling Ratings
MIN
Tstg
Storage temperature range
V(ESD)
(1)
(2)
Electrostatic
discharge
MAX
UNIT
°C
–65
150
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)
–2500
2500
Charged device model (CDM), per JEDEC specification JESD22-C101, all
pins (2)
–500
500
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
VCC
Power supply voltage
VO
Output terminal voltage (OUT)
ISINK
Output terminal current sink (OUT)
TA
Operating ambient temperature
(1)
(1)
MIN
MAX
2.5
38
UNIT
V
0
38
V
0
30
mA
–40
125
°C
Power dissipation and thermal limits must be observed
7.4 Thermal Information
THERMAL METRIC (1)
DBZ
LPG
(3 PINS)
(3 PINS)
RθJA
Junction-to-ambient thermal resistance
333.2
180
RθJC(top)
Junction-to-case (top) thermal resistance
99.9
98.6
RθJB
Junction-to-board thermal resistance
66.9
154.9
ψJT
Junction-to-top characterization parameter
4.9
40
ψJB
Junction-to-board characterization parameter
65.2
154.9
(1)
UNIT
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
5
DRV5013
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
www.ti.com
7.5 Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
POWER SUPPLIES (VCC)
VCC
VCC operating voltage
ICC
Operating supply current
ton
Power-on time
2.5
38
VCC = 2.5 to 38 V, TA = 25°C
2.7
VCC = 2.5 to 38 V, TA = 125°C
3
3.5
35
50
V
mA
µs
OPEN DRAIN OUTPUT (OUT)
rDS(on)
FET on-resistance
Ilkg(off)
Off-state leakage current
VCC = 3.3 V, IO = 10 mA, TA = 25°C
22
VCC = 3.3 V, IO = 10 mA, TA = 125°C
36
50
Output Hi-Z
Ω
1
µA
45
mA
PROTECTION CIRCUITS
VCCR
Reverse supply voltage
IOCP
Overcurrent protection level
–22
OUT shorted VCC
V
15
30
7.6 Switching Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
13
25
UNIT
OPEN DRAIN OUTPUT (OUT)
td
Output delay time
B = BRP – 10 mT to BOP + 10 mT in 1 µs
tr
Output rise time (10% to 90%)
R1 = 1 kΩ, CO = 50 pF, VCC = 3.3 V
200
µs
ns
tf
Output fall time (90% to 10%)
R1 = 1 kΩ, CO = 50 pF, VCC = 3.3 V
31
ns
7.7 Magnetic Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
ƒBW
Bandwidth
TEST CONDITIONS
(2)
MIN
TYP
MAX
20
UNIT (1)
kHz
DRV5013AD: +2.7 / –2.7 mT
BOP
Operate point; see Figure 12
+1
+2.7
+5
mT
BRP
Release point; see Figure 12
–5
–2.7
–1
mT
Bhys
Hysteresis; Bhys = (BOP – BRP)
BO
Magnetic offset; BO = (BOP + BRP) / 2
TA = –40°C to 125°C
5.4
mT
–1.5
0
+1.5
mT
DRV5013AG: +6 / –6 mT
BOP
Operate point; see Figure 12
+3
+6
+9
mT
BRP
Release point; see Figure 12
–9
–6
–3
mT
Bhys
Hysteresis; Bhys = (BOP – BRP)
BO
Magnetic offset; BO = (BOP + BRP) / 2
TA = –40°C to 125°C
12
mT
–1.5
0
+1.5
mT
DRV5013BC: +12 / –12 mT
BOP
Operate point; see Figure 12
+6
+12
+18
mT
BRP
Release point; see Figure 12
–18
–12
–6
mT
Bhys
Hysteresis; Bhys = (BOP – BRP)
BO
Magnetic offset; BO = (BOP + BRP) / 2
(1)
(2)
6
TA = –40°C to 125°C
24
–1.5
0
mT
+1.5
mT
1 mT = 10 Gauss
Bandwidth describes the fastest changing magnetic field that can be detected and translated to the output.
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
DRV5013
www.ti.com
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
7.8 Typical Characteristics
3.5
TA ±ƒ&
TA = 25°C
TA = 75°C
TA = 125°C
Supply Current (mA)
Supply Current (mA)
3.5
3
2.5
2
0
10
20
Supply Voltage (V)
30
VCC = 2.5 V
VCC = 3.3 V
VCC = 13.2 V
VCC = 38 V
3
2.5
2
-50
40
-25
0
25
50
75
Ambient Temperature (°C)
D009
Figure 1. ICC vs VCC
D010
14
Magnetic Field Operate Point BOP (mT)
Magnetic Field Operate Point BOP (mT)
125
Figure 2. ICC vs Temperature
14
12
10
DRV5013AD
DRV5013AG
DRV5013BC
8
6
4
2
0
0
10
20
Supply Voltage (V)
30
12
10
DRV5013AD
DRV5013AG
DRV5013BC
8
6
4
2
0
-50
40
-25
0
25
50
75
Ambient Temperature (°C)
D001
TA = 25°C
100
125
D002
VCC = 3.3 V
Figure 3. BOP vs VCC
Figure 4. BOP vs Temperature
0
Magnetic Field Operate Point BRP (mT)
0
Magnetic Field Release Point BRP (mT)
100
-2
-4
-6
-8
DRV5013AD
DRV5013AG
DRV5013BC
-10
-12
-14
0
10
20
Supply Voltage (V)
TA = 25°C
30
40
-2
-4
-6
DRV5013AD
DRV5013AG
DRV5013BC
-8
-10
-12
-14
-50
-25
D003
0
25
50
75
Ambient Temperature (°C)
100
125
D004
VCC = 3.3 V
Figure 5. BRP vs VCC
Figure 6. BRP vs Temperature
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
7
DRV5013
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
www.ti.com
30
30
25
25
20
Hysteresis (mT)
Hysteresis (mT)
Typical Characteristics (continued)
DRV5013AD
DRV5013AG
DRV5013BC
15
10
5
20
DRV5013AD
DRV5013AG
DRV5013BC
15
10
5
0
0
10
20
Supply Voltage (V)
30
0
-50
40
TA = 25°C
Figure 7. Hysteresis vs VCC
100
125
D008
Figure 8. Hysteresis vs Temperature
0.25
DRV5013AD
DRV5013AG
DRV5013BC
DRV5013AD
DRV5013AG
DRV5013BC
0.125
Offset (mT)
0.125
Offset (mT)
0
25
50
75
Ambient Temperature (°C)
VCC = 3.3 V
0.25
0
-0.125
0
-0.125
-0.25
0
10
20
Supply Voltage (V)
TA = 25°C
30
40
-0.25
-50
-25
D005
0
25
50
75
Ambient Temperature (°C)
100
125
D006
VCC = 3.3 V
Figure 9. Offset vs VCC
8
-25
D007
Figure 10. Offset vs Temperature
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
DRV5013
www.ti.com
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
8 Detailed Description
8.1 Overview
The DRV5013 device is a chopper-stabilized Hall sensor with a digital latched output for magnetic sensing
applications. The DRV5013 device can be powered with a supply voltage between 2.5 and 38 V, and
continuously survives continuous –22-V reverse-battery conditions. The DRV5013 device does not operate when
–22 to 2.4 V is applied to the VCC terminal (with respect to the GND terminal). In addition, the device can
withstand voltages up to 40 V for transient durations.
The field polarity is defined as follows: a south pole near the marked side of the package is a positive magnetic
field. A north pole near the marked side of the package is a negative magnetic field.
The output state is dependent on the magnetic field perpendicular to the package. A south pole near the marked
side of the package causes the output to pull low (operate point, BOP), and a north pole near the marked side of
the package causes the output to release (release point, BRP). Hysteresis is included in between the operate
point and the release point therefore magnetic-field noise does not accidentally trip the output.
An external pullup resistor is required on the OUT terminal. The OUT terminal can be pulled up to VCC, or to a
different voltage supply. This allows for easier interfacing with controller circuits.
8.2 Functional Block Diagram
2.5 to 38 V
C1
VCC
Regulated Supply
Bias
R1
Temperature
Compensation
OUT
C2
OCP
Offset Cancel
Hall Element
(Optional)
+
Gate
Drive
±
Reference
GND
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
9
DRV5013
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
www.ti.com
8.3 Feature Description
8.3.1 Field Direction Definition
A positive magnetic field is defined as a south pole near the marked side of the package as shown in Figure 11.
SOT-23 (DBZ)
SIP (LPG)
B > 0 mT
B < 0 mT
B > 0 mT
B < 0 mT
N
S
N
S
S
N
S
N
1
2
3
1
2
3
(Bottom view)
N = North pole, S = South pole
Figure 11. Field Direction Definition
8.3.2 Device Output
If the device is powered on with a magnetic field strength between BRP and BOP, then the device output is
indeterminate and can either be Hi-Z or Low. If the field strength is greater than BOP, then the output is pulled
low. If the field strength is less than BRP, then the output is released.
OUT
Bhys
BRP
(North)
BOF
BOP
(South)
B (mT)
Figure 12. DRV5013—BOP > 0
10
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
DRV5013
www.ti.com
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
Feature Description (continued)
8.3.3 Power-On Time
After applying VCC to the DRV5013 device, ton must elapse before the OUT terminal is valid. During the power-up
sequence, the output is Hi-Z. A pulse as shown in Figure 13 and Figure 14 occurs at the end of ton. This pulse
can allow the host processor to determine when the DRV5013 output is valid after startup. In Case 1 (Figure 13)
and Case 2 (Figure 14), the output is defined assuming a constant magnetic field B > BOP and B < BRP.
VCC
t (s)
B (mT)
BOP
BRP
t (s)
OUT
Valid Output
t (s)
ton
Figure 13. Case 1: Power On When B > BOP
VCC
t (s)
B (mT)
BOP
BRP
t (s)
OUT
Valid Output
t (s)
ton
Figure 14. Case 2: Power On When B < BRP
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
11
DRV5013
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
www.ti.com
Feature Description (continued)
If the device is powered on with the magnetic field strength BRP < B < BOP, then the device output is
indeterminate and can either be Hi-Z or pulled low. During the power-up sequence, the output is held Hi-Z until
ton has elapsed. At the end of ton, a pulse is given on the OUT terminal to indicate that ton has elapsed. After ton, if
the magnetic field changes such that BOP < B, the output is released. Case 3 (Figure 15) and Case 4 (Figure 16)
show examples of this behavior.
VCC
t (s)
B (mT)
BOP
BRP
t (s)
OUT
Valid Output
t (s)
ton
td
Figure 15. Case 3: Power On When BRP < B < BOP, Followed by B > BOP
12
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
DRV5013
www.ti.com
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
Feature Description (continued)
VCC
t (s)
B (mT)
BOP
BRP
t (s)
OUT
Valid Output
t (s)
ton
td
Figure 16. Case 4: Power On When BRP < B < BOP, Followed by B < BRP
8.3.4 Output Stage
The DRV5013 output stage uses an open-drain NMOS, and it is rated to sink up to 30 mA of current. For proper
operation, calculate the value of the pullup resistor R1 using Equation 1.
Vref max
V min
d R1 d ref
30 mA
100 µA
(1)
The size of R1 is a tradeoff between the OUT rise time and the current when OUT is pulled low. A lower current
is generally better, however faster transitions and bandwidth require a smaller resistor for faster switching.
In addition, ensure that the value of R1 > 500 Ω to ensure the output driver can pull the OUT terminal close to
GND.
NOTE
Vref is not restricted to VCC. The allowable voltage range of this terminal is specified in the
Absolute Maximum Ratings.
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
13
DRV5013
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
www.ti.com
Feature Description (continued)
Vref
R1
OUT
ISINK
OCP
C2
Gate
Drive
GND
Figure 17.
Select a value for C2 based on the system bandwidth specifications as shown in Equation 2.
1
u ¦BW +] 2S u R1 u C2
(2)
Most applications do not require this C2 filtering capacitor.
14
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
DRV5013
www.ti.com
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
Feature Description (continued)
8.3.5 Protection Circuits
The DRV5013 device is fully protected against overcurrent and reverse-supply conditions.
8.3.6 Overcurrent Protection (OCP)
An analog current-limit circuit limits the current through the FET. The driver current is clamped to IOCP. During
this clamping, the rDS(on) of the output FET is increased from the nominal value.
8.3.7 Load Dump Protection
The DRV5013 device operates at DC VCC conditions up to 38 V nominally, and can additionally withstand VCC =
40 V. No current-limiting series resistor is required for this protection.
8.3.8 Reverse Supply Protection
The DRV5013 device is protected in the event that the VCC terminal and the GND terminal are reversed (up to
–22 V).
NOTE
In a reverse supply condition, the OUT terminal reverse-current must not exceed the
ratings specified in the Absolute Maximum Ratings.
FAULT
CONDITION
DEVICE
DESCRIPTION
RECOVERY
FET overload (OCP)
ISINK ≥ IOCP
Operating
Output current is clamped to IOCP
IO < IOCP
Load Dump
38 V < VCC < 40 V
Operating
Device will operate for a transient duration
VCC ≤ 38 V
Reverse Supply
–22 V < VCC < 0 V
Disabled
Device will survive this condition
VCC ≥ 2.5 V
8.4 Device Functional Modes
The DRV5013 device is active only when VCC is between 2.5 and 38 V.
When a reverse supply condition exists, the device is inactive.
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
15
DRV5013
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
www.ti.com
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The DRV5013 device is used in magnetic-field sensing applications.
9.2 Typical Application
C2
680 pF
(Optional)
2
OUT
R1
10 kŸ
3
1
VCC
VCC
C1
0.01 µF
(minimum)
Figure 18. Typical Application Circuit
9.2.1 Design Requirements
For this design example, use the parameters listed in Table 1 as the input parameters.
Table 1. Design Parameters
DESIGN PARAMETER
REFERENCE
EXAMPLE VALUE
Supply voltage
VCC
3.2 to 3.4 V
System bandwidth
ƒBW
10 kHz
9.2.2 Detailed Design Procedure
Table 2. External Components
COMPONENT
PIN 1
PIN 2
RECOMMENDED
C1
VCC
GND
A 0.01-µF (minimum) ceramic capacitor rated for VCC
C2
OUT
GND
Optional: Place a ceramic capacitor to GND
R1
(1)
16
OUT
REF
(1)
Requires a resistor pullup
REF is not a terminal on the DRV5013 device, but a REF supply-voltage pullup is required for the OUT terminal; the OUT terminal may
be pulled up to VCC.
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
DRV5013
www.ti.com
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
9.2.2.1 Configuration Example
In a 3.3-V system, 3.2 V ≤ Vref ≤ 3.4 V. Use Equation 3 to calculate the allowable range for R1.
Vref max
V min
d R1 d ref
30 mA
100 µA
(3)
For this design example, use Equation 4 to calculate the allowable range of R1.
3.4 V
3.2 V
d R1 d
30 mA
100 µA
(4)
Therefore:
113 Ω ≤ R1 ≤ 32 kΩ
(5)
After finding the allowable range of R1 (Equation 5), select a value between 500 Ω and 32 kΩ for R1.
Assuming a system bandwidth of 10 kHz, use Equation 6 to calculate the value of C2.
1
u ¦BW +] 2S u R1 u C2
(6)
For this design example, use Equation 7 to calculate the value of C2.
1
2 u 10 kHz 2S u R1 u C2
(7)
An R1 value of 10 kΩ and a C2 value less than 820 pF satisfy the requirement for a 10-kHz system bandwidth.
A selection of R1 = 10 kΩ and C2 = 680 pF would cause a low-pass filter with a corner frequency of 23.4 kHz.
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
17
DRV5013
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
www.ti.com
9.2.3 Application Curves
OUT
OUT
R1 = 10 kΩ pull-up
No C2
R1 = 10-kΩ pull-up
Figure 19. 10-kHz Switching Magnetic Field
C2 = 680 pF
Figure 20. 10-kHz Switching Magnetic Field
0
-2
Magnitude (dB)
-4
-6
-8
-10
-12
-14
100
1000
10000
Frequency (Hz)
R1 = 10-kΩ pull-up
100000
D011
C2 = 680 pF
Figure 21. Low-Pass Filtering
10 Power Supply Recommendations
The DRV5013 device is designed to operate from an input voltage supply (VM) range between 2.5 V and 38 V. A
0.01-µF (minimum) ceramic capacitor rated for VCC must be placed as close to the DRV5013 device as possible.
18
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
DRV5013
www.ti.com
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
11 Device and Documentation Support
11.1 Device Support
11.1.1 Device Nomenclature
Figure 22 shows a legend for reading the complete device name for and DRV5013 device.
DRV5013
(AD)
(Q)
(DBZ)
(R)
()
Prefix
DRV5013: Digital latch hall sensor
AEC-Q100
Q1: Automotive qualification
Blank: Non-auto
BOP/BRP
AD: +2.7/±2.7 mT
AG: +6/±6 mT
BC: +12/±12 mT
Tape and Reel
R: 3000 pcs/reel
T: 250 pcs/reel
M: 1000 pcs/bag (bulk)
Blank: 3000 pcs/box (ammo)
Package
DBZ: 3-pin SOT (SMT)
LPG: 3-pin SIP (through-hole)
Temperature Range
Q: ±40 to 125°C
E: ±40 to 150°C
Figure 22. Device Nomenclature
11.1.2 Device Markings
Marked Side
3
Marked Side Front
1
1
2
3
2
Marked Side
1
2
3
(Bottom view)
Figure 23. SOT-23 (DBZ) Package
Figure 24. SIP (LPG) Package
indicates the Hall effect sensor (not to scale). The Hall element is located in the center of the package with a
tolerance of ±100 µm. The height of the Hall element from the bottom of the package is 0.7 mm ±50 µm in the DBZ
package and 0.987 mm ±50 µm in the LPG package.
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
19
DRV5013
SLIS150C – MARCH 2014 – REVISED SEPTEMBER 2014
www.ti.com
11.2 Trademarks
All trademarks are the property of their respective owners.
11.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
20
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV5013
PACKAGE OPTION ADDENDUM
www.ti.com
28-May-2015
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
DRV5013ADQDBZR
ACTIVE
SOT-23
DBZ
3
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
+NLAD
DRV5013ADQDBZT
ACTIVE
SOT-23
DBZ
3
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
+NLAD
DRV5013ADQLPG
ACTIVE
TO-92
LPG
3
1000
Green (RoHS
& no Sb/Br)
CU SN
N / A for Pkg Type
-40 to 125
+NLAD
DRV5013ADQLPGM
ACTIVE
TO-92
LPG
3
3000
Green (RoHS
& no Sb/Br)
CU SN
N / A for Pkg Type
-40 to 125
+NLAD
DRV5013AGQDBZR
ACTIVE
SOT-23
DBZ
3
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
+NLAG
DRV5013AGQDBZT
ACTIVE
SOT-23
DBZ
3
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
+NLAG
DRV5013AGQLPG
ACTIVE
TO-92
LPG
3
1000
Green (RoHS
& no Sb/Br)
CU SN
N / A for Pkg Type
-40 to 125
+NLAG
DRV5013AGQLPGM
ACTIVE
TO-92
LPG
3
3000
Green (RoHS
& no Sb/Br)
CU SN
N / A for Pkg Type
-40 to 125
+NLAG
DRV5013BCQDBZR
ACTIVE
SOT-23
DBZ
3
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
+NLBC
DRV5013BCQDBZT
ACTIVE
SOT-23
DBZ
3
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
+NLBC
DRV5013BCQLPG
ACTIVE
TO-92
LPG
3
1000
Green (RoHS
& no Sb/Br)
CU SN
N / A for Pkg Type
-40 to 125
+NLBC
DRV5013BCQLPGM
ACTIVE
TO-92
LPG
3
3000
Green (RoHS
& no Sb/Br)
CU SN
N / A for Pkg Type
-40 to 125
+NLBC
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
28-May-2015
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF DRV5013 :
• Automotive: DRV5013-Q1
NOTE: Qualified Version Definitions:
• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
27-May-2015
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
DRV5013ADQDBZR
SOT-23
DBZ
3
3000
180.0
8.4
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
3.15
2.77
1.22
4.0
8.0
Q3
DRV5013ADQDBZT
SOT-23
DBZ
3
250
180.0
8.4
3.15
2.77
1.22
4.0
8.0
Q3
DRV5013AGQDBZR
SOT-23
DBZ
3
3000
180.0
8.4
3.15
2.77
1.22
4.0
8.0
Q3
DRV5013AGQDBZT
SOT-23
DBZ
3
250
180.0
8.4
3.15
2.77
1.22
4.0
8.0
Q3
DRV5013BCQDBZR
SOT-23
DBZ
3
3000
180.0
8.4
3.15
2.77
1.22
4.0
8.0
Q3
DRV5013BCQDBZT
SOT-23
DBZ
3
250
180.0
8.4
3.15
2.77
1.22
4.0
8.0
Q3
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
27-May-2015
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
DRV5013ADQDBZR
SOT-23
DBZ
3
3000
202.0
201.0
28.0
DRV5013ADQDBZT
SOT-23
DBZ
3
250
202.0
201.0
28.0
DRV5013AGQDBZR
SOT-23
DBZ
3
3000
202.0
201.0
28.0
DRV5013AGQDBZT
SOT-23
DBZ
3
250
202.0
201.0
28.0
DRV5013BCQDBZR
SOT-23
DBZ
3
3000
202.0
201.0
28.0
DRV5013BCQDBZT
SOT-23
DBZ
3
250
202.0
201.0
28.0
Pack Materials-Page 2
PACKAGE OUTLINE
LPG0003A
TO-92 - 5.05 mm max height
SCALE 1.300
TO-92
4.1
3.9
3.25
3.05
3X
0.55
0.40
5.05
MAX
3X (0.8)
3X
15.5
15.1
3X
0.48
0.35
3X
2X 1.27 0.05
0.51
0.36
2.64
2.44
2.68
2.28
1.62
1.42
2X (45° )
0.86
0.66
4221343/A 02/2014
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated