TI TUSB1211A1ZRQR

TUSB1211
Standalone USB Transceiver Chip
Data Manual
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Literature Number: SLLSE80
March 2011
TUSB1211
SLLSE80 – MARCH 2011
www.ti.com
Contents
1
2
Features ............................................................................................................................. 5
Description ......................................................................................................................... 6
........................................................................................................ 7
2.2
Block Diagram ............................................................................................................... 9
Electrical Characteristics .................................................................................................... 10
3.1
Absolute Maximum Ratings .............................................................................................. 10
3.2
Recommended Operating Conditions .................................................................................. 10
3.3
ESD Electrical Parameters ............................................................................................... 10
Application Diagram .......................................................................................................... 11
Clock System .................................................................................................................... 12
5.1
USB PLL Reference Clock ............................................................................................... 12
5.1.1
ULPI Input Clock Configuration ............................................................................... 12
5.1.2
ULPI Output Clock Configuration ............................................................................. 12
Power Management ........................................................................................................... 14
6.1
Power Consumption ....................................................................................................... 14
6.2
Power Control .............................................................................................................. 14
6.2.1
Overview ......................................................................................................... 14
USB Transceiver (PHY) ...................................................................................................... 16
7.1
PHY Overview ............................................................................................................. 16
UART Transceiver ............................................................................................................. 17
USB On-The-Go (OTG) Feature ............................................................................................ 18
USB Battery Charger Detection and ACA Feature .................................................................. 19
10.1 USB Battery Charger Detection Modes ................................................................................ 19
10.2 Accessory Charger Adapter (ACA) Detection ......................................................................... 19
2.1
3
4
5
6
7
8
9
10
2
Terminal Description
Contents
Copyright © 2011, Texas Instruments Incorporated
TUSB1211
www.ti.com
SLLSE80 – MARCH 2011
List of Figures
2-1
TFBGA36 Package - Bottom View .............................................................................................. 7
4-1
USB-OTG with ULPI Output Clock ............................................................................................. 11
8-1
USB UART Data Flow ........................................................................................................... 17
Copyright © 2011, Texas Instruments Incorporated
List of Figures
3
TUSB1211
SLLSE80 – MARCH 2011
www.ti.com
List of Tables
2-1
Terminal Functions ................................................................................................................ 8
5-1
Electrical Characteristics: CLOCK Input....................................................................................... 12
5-2
Electrical Characteristics: REFCLK ............................................................................................ 12
6-1
Power Consumption
7-1
4
.............................................................................................................
Interface Target Frequencies ...................................................................................................
List of Tables
14
16
Copyright © 2011, Texas Instruments Incorporated
TUSB1211
www.ti.com
SLLSE80 – MARCH 2011
Standalone USB Transceiver Chip
Check for Samples: TUSB1211
1
Features
• USB2.0 PHY Transceiver Chip, Designed to
Interface With a USB Controller via a ULPI
Interface, Fully Compliant With:
– Universal Serial Bus Specification Rev. 2.0
– On-The-Go Supplement to the USB 2.0
Specification Rev. 1.3
– UTMI+ Low Pin Interface (ULPI) Specification
Rev. 1.1
– ULPI 12-Pin SDR Interface
– USB Battery Charging Specification Rev. 1.1
• USB Battery Charger Detection Feature
– Detection Compliant to USB Charging
Specification v1.1 Including ACA Detection
– Additional DP Weak Pullup Resistor
Available for Detection of DP/DM
Connectivity
• DP/DM Line External Component
Compensation (TI Patent Pending)
• Complete USB OTG Physical Front-End that
Supports Host Negotiation Protocol (HNP) and
Session Request Protocol (SRP)
• VBUS Overvoltage Protection Circuitry Protects
VBUS Pin in Range –2 V to 20 V
• Internal 5 V Short-Circuit Protection of DP, DM,
and ID Pins for Cable Shorting to VBUS Pin
• ULPI Interface:
– I/O Interface (1.8V) Optimized for
Non-Terminated 50 Ω Line Impedance
– ULPI CLOCK Pin (60 MHz) Supports Both
Input and Output Clock Configurations
– Fully Programmable ULPI-Compliant
Register Set
• Full Industrial Grade Operating Temperature
Range from –40°C to 85°C
• Available in a TFBGA36 Ball Package
• USB HS Start-Of-Frame Clock Output Feature
Available on SOF Pin Can be Used to
Synchronize Another Application, e.g., Audio,
With the USB Packet Stream
Copyright © 2011, Texas Instruments Incorporated
• Can be Interfaced to Peripheral, Host or OTG
Controller Devices via ULPI. Suited to Portable
Devices or System ASICs with Built-In
Controller Core.
• Complete HS-USB Physical Front-End:
– Supports High Speed (480 Mbit/s), Full
Speed (12 Mbit/s) and Low Speed (1.5 Mbit/s)
– Integrated Phase-Locked Loop (PLL)
Supporting 2 Clock Frequencies 19.2 MHz/26
MHz
– Integrated 45 Ω ±10% High-Speed
Termination Resistors, 1.5 kΩ Full-Speed
Device Pullup Resistor, 15 kΩ Host
Termination Resistors
– Integrated Transmit and Receive Paths for
Parallel-to-Serial and Serial-to-Parallel Data
Conversion
– USB Data Recovery to Allow Recovery of
USB Data up to ±500 ppm Frequency Drift
– Bit-Stuffing Insertion During Transmit and
Removal During Receive
– Non-Return-to-Zero Inverted (NRZI)
Encoding and Decoding
– Supports Bus Reset, Suspend, Resume and
High-Speed Detection Handshake (Chirp)
– HS USB DP/DM Impedance Programmability
for External Component Compensation
• OTG Ver1.3:
– Control of External VBUS Switch or Charge
Pump
– VBUS Fault Detection
– Both Session Request Protocol (SRP)
Methods Supported: Data Pulsing and VBUS
Pulsing
– Integrated VBUS Detectors and Cable
Detection (ID)
• Internal Power-On Reset (POR) Circuit
• Flexible System Integration and Very Low
Current Consumption, Optimized for Portable
Devices
Features
5
TUSB1211
2
Description
www.ti.com
SLLSE80 – MARCH 2011
The TUSB1211 is a USB2.0 transceiver chip, designed to interface with a USB controller via a ULPI
interface. It supports all USB2.0 data rates (High-Speed 480Mbps, Full-Speed 12 Mbps and Low-Speed
1.5Mbps) in both Host and Peripheral modes. It additionally supports a UART mode and legacy ULPI
serial modes.
TUSB1211 also supports USB Battery Charging Specification Ver1.1. integrating a charger detection
module for sensing and control on DP/DM lines, and ACA (Accessory Charger Adapter) detection and
control on ID line. ACA allows simultaneous connection of a USB Charger or Charging Downstream Port
and an Accessory to a portable OTG device. Configuration bits allow an ACA-agnostic legacy link to
correctly communicate with the connected accessory Port through the ACA.
TUSB1211 also supports the OTG (Ver1.3) optional addendum to the USB2.0 specification, including Host
Negotiation Protocol (HNP) and Session Request Protocol (SRP).
TUSB1211 is optimized to be interfaced through a 12-pin SDR UTMI Low Pin Interface (ULPI), supporting
both input clock and output clock modes, with 1.8 V interface supply voltage.
TUSB1211 integrates a 3.3 V LDO, which makes it flexible to work with either battery operated systems or
pure 3.3 V supplied systems. Both the main supply and the 3.3 V power domain can be supplied through
an external switched-mode converter for optimized power efficiency.
TUSB1211 includes a POR circuit to detect supply presence on VBAT and VDDIO pins. TUSB1211 can be
disabled or configured in low power mode for energy saving.
TUSB1211 is protected against accidental shorts to 5 V or ground on its exposed interface (DP/DM/ID). It
is also protected against up to 20 V surges on VBUS.
TUSB1211 integrates a high-performance low-jitter 480 MHz PLL and supports two clock configurations.
Depending on the required link configuration, TUSB1211 supports both ULPI input and output clock mode
: input clock mode, in which case a square-wave 60 MHz clock is provided to TUSB1211 at the ULPI
interface CLOCK pin; and output clock mode in which case TUSB1211 can accept a square-wave
reference clock at REFCLK of either 19.2 MHz, 26 MHz. Frequency is indicated to TUSB1211 via the
configuration pin CFG. This can be useful if a reference clock is already available in the system.
Copyright © 2011, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TUSB1211
www.ti.com
2.1
1
SLLSE80 – MARCH 2011
Terminal Description
TFBGA36 PACKAGE
(BOTTOM VIEW)
(1)
(2)
F
CHRG_
POL
CHRG_
DET
VBAT
VBUS
REFCLK
SOF
E
CHRG_
EN_N
FAULT
REG3V3
GND
DIR
REG1V5
D
DP
GND
ID
PSW
DXT
STP
C
DM
NC
CS_N
RESET_N
GND
DATA7
B
DATA0
VDDIO
CS
CFG
VDDIO
DATA6
A
DATA1
DATA2
DATA3
CLOCK
DATA4
DATA5
(1)
5
3
6
1
4
2
NC = Not Connected
The size of the device should be 3.5 mm ±0.1 mm by 3.5 mm ±0.1 mm. Height is 1.0 mm typical 1.15 mm max including the solder
balls. The pitch of the device is 0.5 mm. Ball width 0.3 mm ±0.05 mm.
Figure 2-1. TFBGA36 Package - Bottom View
Table 2-1 provides a description of the signals on the TUSB1211 package; some signals are available on
multiple pins.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Description
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
7
TUSB1211
SLLSE80 – MARCH 2011
www.ti.com
Table 2-1. Terminal Functions
#
PIN (1)
NAME
A/D (2)
TYPE (3)
LEVEL (4)
1
D5
NXT
D
O
VDDIO
ULPI NXT output signal
2
B1
DATA0
D
I/O
VDDIO
ULPI DATA input/output signal synchronized to CLOCK
3
A1
DATA1
D
I/O
VDDIO
ULPI DATA input/output signal synchronized to CLOCK
4
A2
DATA2
D
I/O
VDDIO
ULPI DATA input/output signal synchronized to CLOCK
5
A3
DATA3
D
I/O
VDDIO
ULPI DATA input/output signal synchronized to CLOCK
6
A5
DATA4
D
I/O
VDDIO
ULPI DATA input/output signal synchronized to CLOCK
7
A6
DATA5
D
I/O
VDDIO
ULPI DATA input/output signal synchronized to CLOCK
8
B6
DATA6
D
I/O
VDDIO
ULPI DATA input/output signal synchronized to CLOCK
9
B3
CS
D
I
VDDIO
10
E6
REG1V5
A
POWER
VDD15
1.5 V internal LDO output. Connect to external filtering capacitor.
11
C6
DATA7
D
I/O
VDDIO
ULPI DATA input/output signal synchronized to CLOCK
12
B4
CFG
D
I
VDDIO
REFCLK clock frequency configuration pin. Two frequencies are supported: 19.2MHz when 0, or 26MHz
when 1.
13
D1
DP
A
I/O
VDD33
DP pin of the USB connector
14
C1
DM
A
I/O
VDD33
DM pin of the USB connector
15
E3
REG3V3
A
POWER
VDD33
3.3 V internal LDO output. Connect to external filtering capacitor.
16
F3
VBAT
A
POWER
VBAT
Input supply voltage or battery source. Nominally 3.3 V to 4.5 V
17
F4
VBUS
A
I/O
VBUS
VBUS pin of the USB connector
18
D3
ID
A
I/O
VBUS
Identification (ID) pin of the USB connector
19
A4
CLOCK
D
I/O
VDDIO
DESCRIPTION
Active-high chip select pin. When low the IC is in power down and ULPI bus is tri-stated. When high (and
CS_N pin iTie to VDDIO if unused.s low) normal operation.
ULPI 60MHz clock on which ULPI data is synchronized. 2 modes are possible:
Input Mode: CLOCK defaults as an input (this is the default clock mode)
Output Mode: When an input clock is detected on REFCLK pin then CLOCK will change to an output
I
VDDIO
Active low chip reset pin. Minimum pulse width 100 µs. When low all digital logic (except 32kHz logic
required for power-up sequencing and charger detection state-machine) including registers are reset to
their default values. ULPI bus is in “ULPI Synchronous mode power-up PLL OFF” state as described in
Table14-1. When high normal USB operation.
D
I
VDDIO
ULPI STP input signal
D
O
VDDIO
ULPI DIR output signal
VDDIO
A
I
VDDIO
External 1.8V supply input for digital I/Os. Connect to external filtering capacitor.
B2
VDDIO
A
I
VDDIO
External 1.8V supply input for digital I/Os. Connect to external filtering capacitor.
25
C5
GND
A
GROUND
GND
Ground
26
D2
GND
A
GROUND
GND
Ground
27
E4
GND
A
GROUND
GND
Ground
28
F5
REFCLK
A
I
VDDIO
20
C4
RESET_N
D
21
D6
STP
22
E5
DIR
23
B5
24
Reference clock input.
Input reference clock frequency must be indicated by CFG pin.
Two frequencies are supported: 19.2MHz (when CFG = 0), and 26MHz (when CFG = 1).
F6
SOF
30
C2
NC
31
C3
CS_N
D
I
VDDIO
Active-low chip select pin. When high the IC is in power down and ULPI bus is tri-stated. When low (and
CS pin is high) normal operation. Tie to GND if unused.
32
E1
CHRG_EN_N
D
I
VBAT
Active low input pin used to enable Battery Charging Detection in Dead Battery Charger Detection mode.
This pin is ignored in ACTIVE mode. Connect to GND to activate. Connect to VBAT when charger
detection not required
33
E2
FAULT
D
I
VBAT
VBUS fault detector input used as EXTERNALVBUSINDICATOR in TUSB1211. The link must enable
VBUS fault detection via the USEEXTERNALVBUSINDICATOR register bit, and the polarity must be set
via the INDICATORCOMPLEMENT register bit. INDICATORPASSTHRU bit can be used to qualify
FAULT with the internal vbusvalid comparator. Connect to GND if not used. This pin is 5V tolerant.
34
F1
CHRG_POL
D
I
VBAT
When connected to GND then CHRG_DET output pin is active low. When connected to VBAT then
CHRG_DET output pin is active high.
(1)
(2)
(3)
(4)
8
D
O
VDDIO
HS USB SOF (Start-Of-Frame) output clock. (feature controlled by SOF_EN bit, disabled and output logic
low by default.). HS USB SOF packet rate is 8 kHz
29
Not connected
Pin = Package Pin coordinate of Figure 2-1
A/D: A = Analog pin, D = Digital pin
TYPE: I = Input pin type, O = Output pin type, I/O = Input/Output pin type, POWER = Power supply pin type,
GROUND = Ground type pin
LEVEL = Pin power supply level
Description
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
TUSB1211
www.ti.com
SLLSE80 – MARCH 2011
Table 2-1. Terminal Functions (continued)
#
PIN
(1)
NAME
A/D
(2)
TYPE
(3)
LEVEL (4)
DESCRIPTION
35
F2
CHRG_DET
D
O
VBAT
When CHRG_POL pin is at GND then CHRG_DET is in active low open-drain mode with external
RCHRGDET (100K) connected to VBAT. When CHRG_POL pin is at VBAT then CHRG_DET is in active
high open-source mode with external RCHRGDET (100K) connected to GND. This pin is 5V tolerant.
36
D4
PSW
D
O
VBAT
Controls an external, active high, VBUS power switch or charge pump. Open source output on VBAT
supply when PSW_OSOD bit is 0 (default), open-drain active-low output when PSW_OSOD bit is 1.
Requires an external RPSW (100K) pull down/up resistor to GND/VBAT .
2.2
Block Diagram
Description
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
9
TUSB1211
SLLSE80 – MARCH 2011
www.ti.com
3
Electrical Characteristics
3.1
Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
PARAMETER
VBAT
VDDIO
CONDITIONS
Main battery supply voltage
Continuous
Main battery supply voltage pulsed
The product will have negligible reliability
impact for pulsed voltage spikes of 5.5 V for a
total (cumulative over lifetime) duration of 5
milliseconds
IO supply voltage
Continuous
Voltage on any input except VDDIO,
VBAT, and VBUS pads
Where VDD represents the voltage applied to
the power supply pin associated with the
input
DP, DM, ID high voltage short circuit
DP or DM or ID pins short circuited to VBUS
supply, in any mode of TUSB1211 operation,
continuously for 24hours
DP, DM, ID low voltage short circuit
DP or DM or ID pins short circuited to GND in
any mode of TUSB1211 operation,
continuously for 24hours
MIN
MAX
0
5.0
V
5.5
V
1.98
V
1.0*VDD + 0.3
V
5.25
V
–0.3
UNIT
0
VBUS input
V
–2
20
V
Tstg
Storage temperature range
–55
125
°C
TA
Ambient temperature range
–40
85
°C
–40
150
°C
TJ
(1)
Junction temperature range
Absolute maximum rating
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating
conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
3.2
Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
PARAMETER
VBAT
TEST CONDITIONS
Battery supply voltage
VBAT_ACTIVE
VBAT_CER Battery supply voltage for USB 2.0 compliancy (USB
VBAT_CERT
2.0 certification)
T
VBAT_DB
Battery supply voltage for charger detect in
“dead-battery condition”
VBAT_DB
VDDIO
IO supply voltage
VDDIO_ACTIVE
TA
Ambient temperature range
TJ
Junction temperature
3.3
MIN
TYP
MAX
2.7
3.6
4.8
V
3.15
V
2.4
V
1.62
For parametric compliance
UNIT
1.95
V
–40
1.8
85
°C
–40
125
°C
ESD Electrical Parameters
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CDM
Charged-Device Model stress voltage
(JESD22-C101-A)
All pads
500
V
HBM
Human-Body Model stress voltage
(JESD22-A114D)
All pads
2000
V
10
Electrical Characteristics
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
TUSB1211
www.ti.com
4
SLLSE80 – MARCH 2011
Application Diagram
Figure 4-1 shows the suggested application diagram (Host or OTG, ULPI output-clock mode)
VBAT Supply
TUSB1211
RCDETPUOD
CHRG_DET
CHRG_POL
(D)
CHRG_EN_N
D)
(C
F2
To Charger
F1
E1
VBUSSupply
(B)
Link
Controller
(A)
SOF
REFCLK
(A)
RESET_N
CS
C3
CS_N
F6
SOF
REFCLK
RESET_N
cS
F5
C4
B3
E5
DIR
NXT
STP
CLOCK
D5
D6
A4
DIR
NXT
STP
CLOCK
FAULT
PSW
VBUS
ID
DM
DP
GND
GND
GND
NC
B1
DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7
A1
A2
A3
A5
A6
B6
C6
DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7
REG1V5
REG3V3
(E)
CFG
VDDIO
VDDIO
VBAT
E2
D4
FAULT
EN OUT
F4
USB Receptacle
VBUS
D3
ID
DM
DP
SHIELD
GND
C1
D1
E4
D2
ESD
TPD4S012
C5
No Connection
C2
E6
CVDD15
CVDD33
E3
B4
VDDIO Supply
B2
CVDDIO
B5
F3
VBAT Supply
CBYP
A.
B.
C.
D.
E.
Optional: SOF (open if unused); RESET_N (tie to VDDIO if unused)
Link controls chip select via CS pin with CS_N at GND. ALternatively, Link may control CS_N pin with CS pin tied to
VDDIO.
CHRG_DET is active-low (tie CHRG_POL to VBAT for CHRG_DET active high).
Dead battery charger detection is enabled (tie CHRG_EN_N to VBAT to disable).
CFG tied to VDDIO for 26 MHz input at REFCLK (tie to GND for 19.2 MHz).
Figure 4-1. USB-OTG with ULPI Output Clock
Application Diagram
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
11
TUSB1211
SLLSE80 – MARCH 2011
www.ti.com
5
Clock System
5.1
USB PLL Reference Clock
The USB PLL block generates the clocks used to synchronize:
• the ULPI interface (60 MHz clock)
• the USB interface (depending on the USB data rate, 480 Mbps, 12 Mbps or 1.5 Mbps)
TUSB1211 requires an external reference clock which is used as an input to the 480MHz USB PLL block.
Depending on the clock configuration, this reference clock can be provided either at REFCLK pin or at
CLOCK pin.
By default CLOCK pin is configured as an input.
Two clock configurations are possible:
• Input clock configuration (see Section 5.1.1)
• Output clock configuration (see Section 5.1.1)
5.1.1
ULPI Input Clock Configuration
In this mode REFCLK must be externally tied to GND.
CLOCK remains configured as an input.
When the ULPI interface is used in “input clock configuration”, i.e., the 60 MHz ULPI clock is provided to
TUSB1211 on CLOCK pin, then this is used as the reference clock for the 480 MHz USB PLL block.
Table 5-1. Electrical Characteristics: CLOCK Input
PARAMETER
TEST CONDITIONS
MIN
CLOCK input duty cycle
40
FCLOCK CLOCK nominal frequency
CLOCK input rise/fall time
TYP
MAX
60
60
In % of CLOCK period TCLOCK ( = 1/FCLOCK )
UNIT
%
MHz
10
%
CLOCK input frequency accuracy
250
ppm
CLOCK input integrated jitter
600
ps rms
5.1.2
ULPI Output Clock Configuration
In this mode a reference clock must be externally provided on REFCLK pin.
When an input clock is detected on REFCLK pin then CLOCK will automatically change to an output, i.e.,
60 MHz ULPI clock is output by TUSB1211 on CLOCK pin.
Two reference clock input frequencies are supported. REFCLK input frequency is communicated to
TUSB1211 via a configuration pin, CFG, see FREFCLK in Table 5-2 for frequency correspondence.
TUSB1211 supports square-wave reference clock input only.
Table 5-2. Electrical Characteristics: REFCLK
PARAMETER
TEST CONDITIONS
REFCLK input duty cycle
FREFCLK REFCLK nominal frequency
TYP
40
When CFG pin is tied to GND
When CFG pin is tied to VDDIO
REFCLK input rise/fall time
MIN
60
19.2
UNIT
%
MHz
26
20
%
REFCLK input freq accuracy
250
ppm
REFCLK input integrated jitter
600
ps rms
12
In % of REFCLK period TREFCLK ( = 1/FREFCLK )
MAX
Clock System
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
TUSB1211
www.ti.com
SLLSE80 – MARCH 2011
Clock System
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
13
TUSB1211
SLLSE80 – MARCH 2011
6
www.ti.com
Power Management
This chapter describes the electrical characteristics of the voltage regulators and timing characteristics of
the supplies digitally controlled within the TUSB1211.
6.1
Power Consumption
Table 6-1 describes the power consumption depending on the use cases.
Typical power consumption is obtained in nominal operating conditions of TUSB1211.
Table 6-1. Power Consumption
CONDITIONS
SUPPLY
IVBAT
8
OFF
VBAT = 3.6 V, VDDIO = 1.8 V,
CS = 0 V
IVDDIO
1.8
ITOTAL
9.8
IVBAT
251
Suspend
HS USB
Mode
FS USB
Mode
6.2
6.2.1
TYPICAL POWER
CONSUMPTION
MODE
VBUS = 5 V, VBAT = 3.6 V,
VDDIO = 1.8 V, VCHRG_EN_N = 0 V,
no clock
IVDDIO
21
ITOTAL
272
IVBAT
46.4
VBAT = 3.6 V, VDDIO = 1.8 V,
active USB transfer
IVDDIO
1.3
ITOTAL
47.7
IVBAT
31.4
VBAT = 3.6 V, VDDIO = 1.8 V,
active USB transfer
IVDDIO
1.3
ITOTAL
32.7
UNIT
µA
µA
mA
mA
Power Control
Overview
TUSB1211 can be powered up in two different modes:
• Standard power-up condition
For this, VBAT and VIO must be present and chip must be selected (CS=1 and CS_N=0). See 9.3.3.1
Standard Power-up Timing Power resources will be configured sequentially until the device reaches
the power state.
USBON . At this time internal power-on-reset signal PORZ will be released and USB PLL will start up.
Once PLL is locked, the DIR output pin will be deasserted allowing TUSB1211 to be configured by the
USB Link Controller via the ULPI interface.
Note that by default TUSB1211 will be configured as a Host not providing VBUS as required by
register map in ULPI specification Rev1.1.
This is the case because OTG_CONTROL register bits DRVVBUS and DRVVBUSEXTERNAL bits are
0 by default, and DPPULLDOWN, DMPULLDOWN bits are 1 by default such that the 15 kΩ pulldown
resistors at DP/DM pins are enabled by default.
It is the responsibility of the link to enable external VBUS supply if required in Host mode, or to
reconfigure the PHY if required in Device mode.
• Hardware charger detection power-up
When the chip is not selected (CS=0 or CS_N=1), but VBUS is present and CHRG_EN_N pin is at
GND, and VBAT > VBAT_MNTR then TUSB1211 will power-up in Hardware Charger Detection Mode.
Power resources will be configured sequentially until the device reaches the power state USBON .
However since chip is not selected, internal power-on-reset signal PORZ will be not be released and
USB PLL will not start up. Instead the device will enter USB Battery charger finite state machine (FSM)
14
Power Management
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
TUSB1211
www.ti.com
SLLSE80 – MARCH 2011
.
Power Management
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
15
TUSB1211
SLLSE80 – MARCH 2011
7
www.ti.com
USB Transceiver (PHY)
The TUSB1211 device includes a universal serial bus (USB) on-the-go (OTG) transceiver that supports
USB 480 Mb/s high-speed (HS), 12 Mb/s full-speed (FS), and USB 1.5 Mb/s low-speed (LS) through a
12-pin UTMI+ low pin interface (ULPI).
Table 7-1. Interface Target Frequencies
IO INTERFACE
INTERFACE DESIGNATION
High speed
USB
7.1
Universal serial bus
TARGET FREQUENCY
480 Mbits/s
Full speed
12 Mbits/s
Low speed
1.5 Mbits/s
PHY Overview
The PHY is the physical signaling layer of the USB 2.0. It essentially contains all the drivers and receivers
required for physical data and protocol signaling on the DP and DM lines.
The PHY interfaces to the USB controller through a standard 12-pin digital interface called UTMI+ low pin
interface (ULPI).
The transmitters and receivers inside the PHY are classified into two main classes.
• The full-speed (FS) and low-speed (LS) transceivers. These are the legacy USB1.x transceivers.
• The HS (HS) transceivers
In order to bias the transistors and run the logic, the PHY also contains reference generation circuitry
which consists of:
• A PLL which does a frequency multiplication to achieve the 480-MHz low-jitter clock necessary for
USB and also the clock required for the switched capacitor resistance block.
• Internal biasing circuitry
Built-in pullup and pulldown resistors are used as part of the protocol signaling.
Apart from this, the PHY also contains circuitry which protects it from accidental short on the DP and DM
lines to 5 V or GND.
16
USB Transceiver (PHY)
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
TUSB1211
www.ti.com
8
SLLSE80 – MARCH 2011
UART Transceiver
By setting CARKITMODE bit in IFC_CTRL register TUSB1211 will enter UART mode. In this mode, the
ULPI data bus is redefined as a 2-pin UART interface, which exchanges data through a direct access to
the FS/LS analog transmitter at DM pin and receiver at DP pin.
Figure 8-1. USB UART Data Flow
UART Transceiver
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
17
TUSB1211
SLLSE80 – MARCH 2011
9
www.ti.com
USB On-The-Go (OTG) Feature
The on-the-go (OTG) block integrates two main functions:
• ID resistor detection including Accessory Charger Adapter (ACA) detection
• VBUS level detection and SRP pullup/pulldown resistors
18
USB On-The-Go (OTG) Feature
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
TUSB1211
www.ti.com
10
SLLSE80 – MARCH 2011
USB Battery Charger Detection and ACA Feature
In order to support Battery Charging Specification v1.1 April 2009 [BCS v1.1], a charger detection module
is included inside TUSB1211 module.
This feature includes:
• Battery charger detection sensing and control on DP/DM lines
• ACA (Accessory Charger Adapter) detection and control on ID line
The detection mechanism aims at distinguishing several types of power sources that can be connected on
VBUS line:
• Dedicated Charging Port
• Standard Downstream Port
• Charging Downstream Port
Hardware includes:
• a dedicated voltage referenced pullup on DP line
• a dedicated current controlled pulldown on DM line
• a detection comparator on DM line - a control/detection finite state machine (FSM) including timers
• a charger detection output pin (CHRG_DET) for external charger control
• detection comparators on ID line
ID pin status detection (as defined per OTG v1.3 standard as well as ACA resistor types as described in
BCS v1.1) and DP/DM Single-Ended receivers (as defined per USB v2.0 standard) are also used to
determine the type of device plugged on USB connector.
USB charger detection is an independent feature, on VBAT supply domain, using CK32K clock.
10.1 USB Battery Charger Detection Modes
There are 3 modes of operation of battery charger detection module:
1. Hardware Charger Detection Mode
2. Software Mode
3. Software FSM Mode
10.2 Accessory Charger Adapter (ACA) Detection
Accessory Charger Adapter (ACA) feature is defined in the USB Battery Charging Specification Rev. 1.1
specification. ACA allows simultaneous connection of a USB Charger or Charging Downstream Port and
an Accessory to a portable OTG device (TUSB1211).via only a single USB OTG port.
Copyright © 2011, Texas Instruments Incorporated
USB Battery Charger Detection and ACA Feature
Submit Documentation Feedback
Product Folder Link(s): TUSB1211
19
PACKAGE OPTION ADDENDUM
www.ti.com
25-Mar-2011
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package
Drawing
Pins
Package Qty
Eco Plan
(2)
Lead/
Ball Finish
TUSB1211A1ZRQ
ACTIVE
BGA
MICROSTAR
JUNIOR
ZRQ
36
1
TBD
Call TI
TUSB1211A1ZRQR
ACTIVE
BGA
MICROSTAR
JUNIOR
ZRQ
36
1500
Green (RoHS
& no Sb/Br)
SNAGCU
MSL Peak Temp
(3)
Samples
(Requires Login)
Call TI
Level-3-260C-168 HR
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
www.ti.com/audio
Communications and Telecom www.ti.com/communications
Amplifiers
amplifier.ti.com
Computers and Peripherals
www.ti.com/computers
Data Converters
dataconverter.ti.com
Consumer Electronics
www.ti.com/consumer-apps
DLP® Products
www.dlp.com
Energy and Lighting
www.ti.com/energy
DSP
dsp.ti.com
Industrial
www.ti.com/industrial
Clocks and Timers
www.ti.com/clocks
Medical
www.ti.com/medical
Interface
interface.ti.com
Security
www.ti.com/security
Logic
logic.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Power Mgmt
power.ti.com
Transportation and
Automotive
www.ti.com/automotive
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
Wireless
www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions
www.ti.com/lprf
TI E2E Community Home Page
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated