TI SN75LVDS9638D

SN75LVDS31, SN75LVDS9638
HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SLLS359A – JUNE 1999 – REVISED MARCH 2000
D
D
D
D
D
D
D
Meets or Exceeds the Requirements of
ANSI TIA/EIA-644 Standard
Low-Voltage Differential Signaling With
Typical Output Voltage of 350 mV and a
100-Ω Load
Signaling Rates up to 155 Mbps
Operates From a Single 3.3-V Supply
Driver at High Impedance When Disabled or
With VCC = 0
Low-Voltage TTL (LVTTL) Logic Input
Levels
Characterized For Operation From
0°C to 70°C
SN75LVDS31D (Marked as 75LVDS31)
(TOP VIEW)
1A
1Y
1Z
G
2Z
2Y
2A
GND
1
16
2
15
3
14
4
13
5
12
6
11
7
10
8
9
VCC
4A
4Y
4Z
G
3Z
3Y
3A
SN75LVDS9638D (Marked as DF638 or 7L9638)
(TOP VIEW)
description
VCC
1A
2A
GND
The SN75LVDS31 and SN75LVDS9638 are
differential line drivers that implement the
electrical characteristics of low-voltage differential
signaling (LVDS). This signaling technique lowers
the output voltage levels of 5 V differential
1
8
2
7
3
6
4
5
1Y
1Z
2Y
2Z
standard levels (such as TIA/EIA-422B) to reduce the power, increase the switching speeds, and allow
operation with a 3.3-V supply rail. Any of the four current-mode drivers will deliver a minimum differential output
voltage magnitude of 247 mV into a 100-Ω load when enabled.
The intended application of these devices and signaling technique is for point-to-point baseband data
transmission over controlled impedance media of approximately 100 Ω. The transmission media may be
printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent
upon the attenuation characteristics of the media and the noise coupling to the environment.
The SN75LVDS31 and SN75LVDS9638 are characterized for operation from 0°C to 70°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright  2000, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SN75LVDS31, SN75LVDS9638
HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SLLS359A – JUNE 1999 – REVISED MARCH 2000
logic symbol†
’LVDS31 logic diagram (positive logic)
SN75LVDS31
G
G
1A
2A
3A
4A
≥1
4
12
4
G
EN
12
G
1A
2
1
1Y
3
1Z
6
7
2Z
10
9
6
5
10
9
3A
11
3Y
11
3Z
14
15
3
7
2A
2Y
5
2
1
14
15
4A
13
4Y
13
1Y
1Z
2Y
2Z
3Y
3Z
4Y
4Z
4Z
† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC
Publication 617-12.
logic symbol†
’LVDS9638 logic diagram (positive logic)
SN75LVDS9638
1A
2A
2
3
8
7
6
5
1Y
1A
8
7
1Y
1Z
1Z
2Y
2A
2Z
† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC
Publication 617-12.
2
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
6
5
2Y
2Z
SN75LVDS31, SN75LVDS9638
HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SLLS359A – JUNE 1999 – REVISED MARCH 2000
Function Tables
SN75LVDS31
INPUT
A
ENABLES
OUTPUTS
G
G
Y
H
H
X
H
L
L
H
X
L
H
H
X
L
H
L
L
X
L
L
H
X
L
H
Z
Z
Open
H
X
L
H
Open
X
L
L
H
H = high level, L = low level,
Z = high impedance (off)
Z
X = irrelevant,
SN75LVDS9638
OUTPUTS
INPUT
A
Y
Z
H
H
L
L
L
H
OPEN
L
H
H = high level,
L = low level
equivalent input and output schematic diagrams
EQUIVALENT OF EACH A INPUT
EQUIVALENT OF G, G INPUTS
VCC
VCC
50 Ω
TYPICAL OF ALL OUTPUTS
VCC
50 Ω
Input
Input
7V
10 kΩ
7V
300 kΩ
5Ω
Y or Z
Output
7V
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
SN75LVDS31, SN75LVDS9638
HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SLLS359A – JUNE 1999 – REVISED MARCH 2000
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 4 V
Input voltage range, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to VCC + 0.5 V
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65_C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltages, except differential I/O bus voltages, are with respect to the network ground terminal.
DISSIPATION RATING TABLE
PACKAGE
TA ≤ 25°C
POWER RATING
DERATING FACTOR‡
ABOVE TA = 25°C
TA = 70°C
POWER RATING
D (8)
725 mW
5.8 mW/°C
464 mW
D (16)
950 mW
7.6 mW/°C
608 mW
‡ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with
no air flow.
recommended operating conditions
MIN
NOM
MAX
Supply voltage, VCC
3
3.3
3.6
High-level input voltage, VIH
2
Low-level input voltage, VIL
Operating free-air temperature, TA
4
0
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
UNIT
V
V
0.8
V
70
°C
SN75LVDS31, SN75LVDS9638
HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SLLS359A – JUNE 1999 – REVISED MARCH 2000
electrical characteristics over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VOD
Differential output voltage magnitude
∆VOD
Change in differential output voltage magnitude
between logic states
∆VOC(SS)
Change in steady-state common-mode output voltage
between logic states
VOC(SS)
VOC(PP)
Steady-state common-mode output voltage
Su
ly current
Supply
SN75LVDS9638
IIH
IIL
247
RL = 100 Ω,
See Figure 2
High-level input current
IOS
Short circuit output current
Short-circuit
IOZ
IO(OFF)
High-impedance output current
454
mV
50
mV
1.375
V
50
mV
50
150
mV
9
20
mA
25
35
mA
1
mA
VI = 0.8 V or 2 V,
No load
Enabled,
VI = 0.8 or 2 V,
Enabled
RL = 100 Ω,
VI = 0 or VCC,
Disabled
0.25
No load
4.7
8
mA
9
13
mA
4
20
µA
0 8 V or 2 V
VI = 0.8
RL = 100 Ω
VO(Y) or VO(Z) = 0
VOD = 0
VO = 0 or 2.4 V
VCC = 0,
Power-off output current
UNIT
1.2
– 50
VIH = 2
VIL = 0.8 V
Low-level input current
340
– 50
1.125
S Fi
See
Figure 3
Peak-to-peak common-mode output voltage
SN75LVDS31
ICC
SN75LVDS31,
SN75LVDS9638
MIN TYP†
MAX
0.1
10
µA
–4
– 24
mA
± 12
mA
±1
µA
±1
µA
VO = 2.4 V
Input capacitance
CI
† All typical values are at TA = 25°C and with VCC = 3.3 V.
3
pF
switching characteristics over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
SN75LVDS31,
SN75LVDS9638
MIN TYP†
MAX
UNIT
tpLH
tpHL
Propagation delay time, low-to-high-level output
6
ns
Propagation delay time, high-to-low-level output
6
ns
tr
tf
Differential output signal rise time (20% to 80%)
0.5
1.2
ns
0.5
1.2
ns
0.6
ns
Channel-to-channel output skew§
Part-to-part skew¶
0.6
ns
1
ps
Propagation delay time, high-impedance-to-high-level output
25
ns
25
ns
25
ns
tsk(p)
tsk(o)
tsk(pp)
tpZH
tpZL
tpHZ
Differential output signal fall time (80% to 20%)
Pulse skew (|tPHL – tPLH|)‡
Propagation delay time, high-impedance-to-low-level output
Propagation delay time, high-level-to-high-impedance output
RL = 100 Ω,
Ω
See Figure 2
See Figure 4
CL = 10 pF,
F
tpLZ
Propagation delay time, low-level-to-high-impedance output
25
ns
† All typical values are at TA = 25°C and with VCC = 3.3 V.
‡ tsk(p) is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.
§ tsk(o) is the magnitude of the time difference between the outputs of a single device with all of their inputs connected together.
¶ tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate
with the same supply voltages, same temperature, and have identical packages and test circuits.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
SN75LVDS31, SN75LVDS9638
HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SLLS359A – JUNE 1999 – REVISED MARCH 2000
PARAMETER MEASUREMENT INFORMATION
IOY
Y
II
A
Z
VOD
IOZ
VOY
VI
VOC
VOZ
(VOY + VOZ)/2
Figure 1. Voltage and Current Definitions
2V
1.4 V
0.8 V
Input
tPLH
Y
Input
(see Note A)
VOD
Z
tPHL
100 ± 1 %
100%
80%
VOD
CL = 10 pF
(2 Places)
(see Note B)
0
20%
0%
tf
tr
NOTES: A. All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, pulse repetition rate (PRR) = 50 Mpps,
pulse width = 10 ± 0.2 ns.
B. CL includes instrumentation and fixture capacitance within 6 mm of the D.U.T.
Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal
Y
Input
(see Note A)
49.9 Ω ± 1% (2 Places)
3V
A
A
VOC(PP)
(see Note C)
Z
VOC
CL = 10 pF
(2 Places)
(see Note B)
0
VOC(SS)
VOC
NOTES: A. All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, pulse repetition rate (PRR) = 50 Mpps,
pulse width = 10 ± 0.2 ns.
B. CL includes instrumentation and fixture capacitance within 6 mm of the D.U.T.
C. The measurement of VOC(PP) is made on test equipment with a –3 dB bandwidth of at least 300 MHz.
Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN75LVDS31, SN75LVDS9638
HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SLLS359A – JUNE 1999 – REVISED MARCH 2000
PARAMETER MEASUREMENT INFORMATION
49.9 Ω ± 1% (2 Places)
Y
Inputs
(see Note A)
0.8 V or 2 V
Z
1.2 V
G
G
CL = 10 pF
(2 Places)
(see Note B)
VOZ
2V
1.4 V
0.8 V
G
2V
1.4 V
0.8 V
G
VOY
or
VOZ
VOY
tPZH
tPHZ
100%, ≅ 1.4 V A at 2 V, G at VCC and Input to G
or
50%
G at GND and Input to G for ’LVDS31 only
0%, 1.2 V
tPZL
tPLZ
A at 0.8 V, G at VCC and Input to G
100%, 1.2 V
VOZ
or
50%
or
G at GND and Input to G for ’LVDS31 only
0%, ≅ 1 V
VOY
NOTES: A. All input pulses are supplied by a generator having the following characteristics: tr or tf < 1 ns, pulse repetition rate (PRR) = 0.5 Mpps,
pulse width = 500 ± 10 ns.
B. CL includes instrumentation and fixture capacitance within 6 mm of the D.U.T.
Figure 4. Enable and Disable Time Circuit and Definitions
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7
SN75LVDS31, SN75LVDS9638
HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SLLS359A – JUNE 1999 – REVISED MARCH 2000
APPLICATIONS INFORMATION
Figure 5. Typical Transmission Distance Versus Signaling Rate
1
2
ZO = 100 Ω
3
VCC
4
5
1A
VCC
1Y
4A
1Z
4Y
G
4Z
2Z
G
16
15
3.3 V
0.1 µF
(see Note A)
0.001 µF
(see Note A)
14
ZO = 100 Ω
13
12
See Note B
ZO = 100 Ω
6
7
8
2Y
3Z
2A
3Y
GND
3A
11
10
ZO = 100 Ω
9
NOTES: A. Place a 0.1 µF and a 0.001 µF Z5U ceramic, mica or polystyrene dielectric, 0805 size, chip capacitor between VCC and the ground
plane. The capacitors should be located as close as possible to the device terminals.
B. Unused enable inputs should be tied to VCC or GND as appropriate.
Figure 6. Typical Application Circuit Schematic
8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN75LVDS31, SN75LVDS9638
HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SLLS359A – JUNE 1999 – REVISED MARCH 2000
APPLICATIONS INFORMATION
1/4 ’LVDS31
Strb/Data_TX
TpBias on
Twisted-Pair A
Strb/Data_Enable
TP
55 Ω
’LVDS32
5 kΩ
Data/Strobe
55 Ω
3.3 V
TP
20 kΩ
500 Ω
VG on
Twisted-Pair B
1 Arb_RX
500 Ω
20 kΩ
3.3 V
20 kΩ
500 Ω
2 Arb_RX
500 Ω
20 kΩ
3.3 V
7 kΩ
Twisted-Pair B Only
7 kΩ
10 kΩ
Port_Status
3.3 kΩ
NOTES: A.
B.
C.
D.
Resistors are leadless thick-film (0603) 5% tolerance.
Decoupling capacitance is not shown but recommended.
VCC is 3 V to 3.6 V.
The differential output voltage of the ’LVDS31 can exceed that specified by IEEE1394.
Figure 7. 100 Mbps IEEE1394 Transceiver
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
SN75LVDS31, SN75LVDS9638
HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SLLS359A – JUNE 1999 – REVISED MARCH 2000
APPLICATIONS INFORMATION
0.01 µF
1
1A
VCC
≈3.6 V
16
5V
0.1 µF
(see Note A)
2
ZO = 100 Ω
3
VCC
4
5
1Y
4A
1Z
4Y
G
4Z
2Z
G
1N645
(2 places)
15
14
ZO = 100 Ω
13
12
See Note B
ZO = 100 Ω
6
7
8
2Y
3Z
2A
3Y
GND
3A
11
10
ZO = 100 Ω
9
NOTE A: Place a 0.1 µF Z5U ceramic, mica or polystyrene dielectric, 0805 size, chip capacitor between VCC and the ground plane. The capacitor
should be located as close as possible to the device terminals.
Figure 8. Operation with a 5-V Supply
related information
IBIS modeling is available for this device. Please contact the local TI sales office or the TI Web site at www.ti.com
for more information.
For more application guidelines, please see the following documents:
D
D
D
D
D
D
10
Low-Voltage Differential Signalling Design Notes (SLLA014)
Interface Circuits for TIA/EIA-644 (LVDS) (SLLA038)
Reducing EMI with LVDS (SLLA030)
Slew Rate Control of LVDS Circuits (SLLA034)
Using an LVDS Receiver with RS-422 Data (SLLA031)
Evaluating the LVDS EVM (SLLA033)
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN75LVDS31, SN75LVDS9638
HIGH-SPEED DIFFERENTIAL LINE DRIVERS
SLLS359A – JUNE 1999 – REVISED MARCH 2000
MECHANICAL INFORMATION
D (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PIN SHOWN
0.050 (1,27)
0.020 (0,51)
0.014 (0,35)
14
0.010 (0,25) M
8
0.008 (0,20) NOM
0.244 (6,20)
0.228 (5,80)
0.157 (4,00)
0.150 (3,81)
Gage Plane
0.010 (0,25)
1
7
0°– 8°
A
0.044 (1,12)
0.016 (0,40)
Seating Plane
0.069 (1,75) MAX
0.010 (0,25)
0.004 (0,10)
PINS **
0.004 (0,10)
8
14
16
A MAX
0.197
(5,00)
0.344
(8,75)
0.394
(10,00)
A MIN
0.189
(4,80)
0.337
(8,55)
0.386
(9,80)
DIM
4040047 / D 10/96
NOTES: A.
B.
C.
D.
All linear dimensions are in inches (millimeters).
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
Falls within JEDEC MS-012
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
11
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  2000, Texas Instruments Incorporated