SLES026A – APRIL 2002 – REVISED JANUARY 2003
features
applications
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
3-Channel CMOS ADC
Single 3.3-V Supply
8-Bit 30-MSPS A/D Conversion
Very Low Power: <300 mW Typical
Differential Linearity Error: < ±0.5 LSB Max
Integral Linearity Error: < ±0.75 LSB Max
Analog Input Voltage Range: 1 Vpp Max
64-Pin Thin QFP Package
Analog Input Bandwidth: >130 MHz
Selectable Clamping Function for YUV or
RGB Applications
High-Precision Clamp: ±0.5 LSB
Selectable Output Data Format for 4:4:4
(RGB, YUV), 4:2:2 and 4:1:1 (YUV) Format
NTSC or PAL Compliant
Digital TV
Digital Video
Multimedia
Video Capture
Video Editing
Security Applications
description
The TLV5734 is a triple 8-bit converter with high-precision clamp for digitizing video signals in RGB or YUV color
spaces. The device supports pixel rates up to 30 MSPS. The TLV5734 is powered from a single 3.3-V supply.
Separate clamping levels are provided for the RGB and YUV analog component video inputs. The clamp timing
window is provided by an external pulse. The output-data formatter selects from output formats of 4:4:4, 4:1:1,
and 4:2:2. For RGB applications, the 4:4:4 output format with clamp can be used. The TLV5734 is characterized
for operation from –20°C to 75°C.
AVAILABLE OPTIONS
PACKAGED DEVICE
TA
64-PIN THIN QUAD FLATPACK
–20°C to 75°C
TLV5734PAG
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2003, Texas Instruments Incorporated
!"#$%&" ' ()##* & %' "! +),-(%&" .%&*/
#".)(&' (" !"#$ &" '+*(!(%&" ' +*# &0* &*#$' "! *1%' '&#)$* &'
'&% .%#. 2%##% &3/ #".)(&" +#"(*'' 4 ."*' "& *(*''%#-3 (-).*
&*'& 4 "! %-- +%#%$*&*#'/
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SLES026A – APRIL 2002 – REVISED JANUARY 2003
pin assignments
GND A
AIN
A AVCC
CLPV A
CLP OUT A
RT B
RB B
GND B
BIN
B AVCC
CLPV B
CLP OUT B
GND C
CIN
C AVCC
CLPV C
PAG PACKAGE
(TOP VIEW)
1
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
48
2
47
3
46
4
45
5
44
6
43
7
42
8
41
9
40
10
39
11
38
12
37
13
36
14
35
15
34
33
16
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
BD8
BD7
BD6
BD5
BD4
BD3
BD2
BD1
QB DGND
DVDD
OEB B
MODE1
MODE0
INIT
CLK
NC
RT A
RB A
EXTCLP
OEB A
QA DGND
AD8
AD7
AD6
AD5
AD4
AD3
AD2
AD1
QA DVDD
DGND
QB DVDD
2
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
CLP OUT C
RT C
RB C
AGND
QC DGND
CD1
CD2
CD3
CD4
CD5
CD6
CD7
CD8
QC DVDD
OEB C
G/Y
SLES026A – APRIL 2002 – REVISED JANUARY 2003
functional block diagram
DVDD
DGND
CLK A
8
AIN(G/Y)
RT A
8
8
ADC
QA DVDD
Data
Latch
8
QA DGND
RB A
CLPV A
AD[8:1]
OEB A
Clamp
Circuit
CLP OUT A
A AVCC
CLK B
GND A
8
8
8
BIN(B/U)
RT B
ADC
8
Output
Formatter
QB DVDD
Data
Latch
QB DGND
RB B
CLPV B
BD[8:1]
OEB B
Clamp
Circuit
CLP OUT B
B AVCC
CLK C
GND B
RT C
8
8
8
CIN(R/V)
8
Data
Latch
RB C
CLPV C
CLP OUT C
CD[8:1]
ADC
QC DVDD
QC DGND
OEB C
Clamp
Circuit
C AVCC
GND C
CLK A
CLK B
EXTCLP
Clamp
Control
Clock
Generator
CLK C
Output
Format
Selector
MODE0
MODE1
G/Y
CLK
POST OFFICE BOX 655303
INIT
• DALLAS, TEXAS 75265
3
SLES026A – APRIL 2002 – REVISED JANUARY 2003
Terminal Functions
TERMINAL
NAME
A AVCC
AD8–AD1
I/O
TYPE†
62
I
A
Analog supply (3.3 V) for ADC A
NO.
DESCRIPTION
6–13
O
D
Data output of ADC A (MSB:AD8, LSB:AD1) (format 1, format 2, format 3)
AGND
45
I
A
Substrate ground
AIN
63
I
A
Analog input of ADC A. Used for G/Y
B AVCC
55
I
A
Analog supply (3.3 V) for ADC B
17–24
O
D
Data output of ADC B (MSB:BD8, LSB:BD1) (format 2)
Data output of ADC B, C (format 1, format 3)
56
I
A
Analog input of ADC B. Uses for B/U
BD8–BD1
BIN
C AVCC
50
I
A
Analog supply (3.3 V) for ADC C
36–43
O
D
Data output of ADC C (MSB:CD8, LSB:CD1) (format 2)
When MODE1 = L, MODE0 = L, CD8 outputs MSB flag of BD8–BD5 (format 1)
When MODE1 = L, MODE0 = L, CD7 outputs LSB flag of BD8–BD5 (format 1)
When MODE1 = H, MODE0 = L, CD8 outputs B channel flag of BD8–BD1 (format 3)
When MODE1 = H, MODE0 = L, CD7 outputs B channel flag of BD8–BD1 (CD8–CD1) (format 3)
CIN
51
I
A
Analog input of ADC C. Used for R/V
CLK
31
I
D
Clock input. The clock frequency is four times the frequency subcarrier (fsc) for most video
systems (see Table 3).
CLP OUT A
60
O
A
Clamp bias current of ADC A. A resistor-capacitor network sets the clamp settling time.
CLP OUT B
53
O
A
Clamp bias current of ADC B. A resistor-capacitor network sets the clamp settling time.
CLP OUT C
48
O
A
Clamp bias current of ADC C. A resistor-capacitor network sets the clamp settling time.
CLPV A
61
I
A
Clamp level of ADC A (see Table 1)
CLPV B
54
I
A
Clamp level of ADC B (see Table 1)
CLPV C
49
I
A
Clamp level of ADC C (see Table 1)
DGND
DVDD‡
15
I
D
Digital ground for all logic
26
I
D
Digital supply (3.3 V) for all logic. DVDD, QA DVDD, QB DVDD, and QC DVDD are tied together
internally.
EXTCLP
3
I
D
External clamp pulse input (active high)
GND A
64
I
A
Analog ground of ADC A
GND B
57
I
A
Analog ground of ADC B
GND C
52
I
A
Analog ground of ADC C
G/Y
33
I
D
Video input mode selector, low for RGB, high for YUV
INIT
30
I
D
Output initialized. The output data is synchronized with the first falling edge of CLK after INIT
changes from low to high (see Figure 1). INIT is a control terminal that allows the external system
to initialize the TLV5734 data conversion cycle.
CD8–CD1
MODE1,0
28,29
I
D
Output format mode selector (see Table 4)
NC
32
I
D
NC should be tied low when using this device.
OEB A
4
I
D
Output enable of ADC A (active low)
OEB B
27
I
D
Output enable of ADC B (active low)
OEB C
34
I
D
Output enable of ADC C (active low)
QA DGND
QA DVDD‡
5
I
D
Digital ground for output driver of ADC A
14
I
D
Digital supply (3.3 V) for output driver of ADC A. DVDD, QA DVDD, QB DVDD, and QC DVDD are
tied together internally.
QB DGND
25
I
D
Digital ground for output driver of ADC B
† A = analog pin, D = digital pin
‡ These pins should be driven from the same power supply.
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLES026A – APRIL 2002 – REVISED JANUARY 2003
Terminal Functions (Continued)
TERMINAL
I/O
TYPE†
DESCRIPTION
16
I
D
Digital supply (3.3 V) for output driver of ADC B. DVDD, QA DVDD, QB DVDD, and QC DVDD are
tied together internally.
44
I
D
Digital ground for output driver of ADC C
35
I
D
Digital supply (3.3 V) for output driver of ADC C. DVDD, QA DVDD, QB DVDD, and QC DVDD are
tied together internally.
RB A
2
I
A
Bottom reference voltage level for ADC A
RB B
58
I
A
Bottom reference voltage level for ADC B
RB C
46
I
A
Bottom reference voltage level for ADC C
RT A
1
I
A
Top reference voltage level for ADC A (nominal RT A – RB A = 1 V for video signals)
RT B
59
I
A
Top reference voltage level for ADC B (nominal RT B – RB B = 1 V)
NAME
QB DVDD‡
NO.
QC DGND
QC DVDD‡
RT C
47
I
A
Top reference voltage level for ADC C (nominal RT C – RB C = 1 V)
† A = analog pin, D = digital pin
‡ These pins should be driven from the same power supply.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
SLES026A – APRIL 2002 – REVISED JANUARY 2003
detailed description
ADC
The TLV5734 includes three 8-bit A/D channels. Each ADC employs a three-stage switched capacitor-pipelined
architecture to achieve high accuracy and high throughput with low power consumption. The analog input is
sampled when the external clock, CLK, goes from low to high. The INIT signal is used to initialize the order of
output data when operating in the 4:2:2 or 4:1:1 output format mode. After INIT changes from low to high, the
first reinitialized output data is available after a 5-clock-cycle delay from the rising edge of the CLK (see the
timing diagram, Figure 1).
Pulling the OEB pin (pin 4, 27 or 34) high puts the corresponding ADC output in the high-impedance state.
tw(H)
tw(L)
CLK
N–2
N–1
N
N+1
N+2
N+3
N+4
N+5
N+6
N+7
N+6
N+7
tsu
th
treset
INIT
Analog Input
Sampling Instance
N+3
N+1
N+5
N–1
Analog Input
N
N+4
N+2
Output Re-initialized
Data Latency = 5 CLKs
tpd
Digital Output
N–7
N–6
N–5
N–4
N–3
N–2
Figure 1. Timing Diagram
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
N–1
N
N+1
SLES026A – APRIL 2002 – REVISED JANUARY 2003
detailed description (continued)
clamp function
The TLV5734 employs a clamp feedback circuit on each channel to correct the clamp level mismatch
contributed by the offset of each channel. The clamp levels are used for either the YUV or RGB video signal.
Figure 2 shows the clamp circuit and the external R and C required for the clamp operation. The clamp circuit
also requires an externally generated active-high clamp pulse to be applied to input EXTCLP. The clamp pulse
defines the timing window during which the clamp circuit is enabled. For video applications, the clamp pulse
must be applied during the back porch of the sync portion of the horizontal blanking interval. For an embedded
sync video input (G/Y), the external clamp high must start after the gap A between sync and clamp start (see
Figure 3 and Table 3).
The clamp is enabled by applying a logic high on the EXTCLP input. This closes switch SW1 and enables the
digital comparator. The output of the ADC is then compared digitally with the preset clamp level (as defined in
Table 1), then the voltage on clamp capacitor C2 is charged/discharged through the 3-state buffer and resistor
R to make the ADC output equal to the desired clamp level. Once the desired clamp level is attained, the 3-state
buffer is put in the high-impedance mode and the clamp voltage is stored on input capacitor C1 until the next
clamp pulse.
TLV5734
C1
0.1 µF
ADC
Video Input
ADC_OUT
SW1
CLPV
EXTCLP
CLP_OE
R
15 kΩ
CLP OUT
C_OUT
C2
0.1 µF
Digital
Comparator
Preset Clamp Level
(See Table 1)
3-State
Buffer
Figure 2. Clamp Feedback Circuit
Table 1. Preset Clamp Level
YUV (G/Y = HIGH)
ADC CHANNEL
RGB (G/Y = LOW)
OUTPUT CODE
APPLICATION
OUTPUT CODE
APPLICATION
CHANNEL A
00010000b
Y
00010000b
R, G, B
CHANNEL B
10000000b
U, V
00010000b
R, G, B
CHANNEL C
10000000b
U, V
00010000b
R, G, B
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7
SLES026A – APRIL 2002 – REVISED JANUARY 2003
clamp function (continued)
Table 2. Clamp Operation
ADC_OUT
CLP_OE
CLP_OUT
BUFFER
RC
<REF
1
HIGH
H
Charge
= REF
0
HIGH
Z
Hold
> REF
1
LOW
L
Discharge
AIN
Active Video
A
B
EXTCLP
Figure 3. Clamp Timing Diagram
Table 3. Clamp Timing
TIME INTERVAL
NTSC 4fsc = 14.318 MHz
PAL 4fsc = 17.745 MHz
BT 601 × 2 = 27 MHz (NTSC)
A (Min.)
8 clocks (0.56 µs)
8 clocks (0.45 µs)
16 clocks (0.59 µs)
B (Min.)
16 clocks (1.12 µs)
16 clocks (0.90 µs)
32 clocks (1.19 µs)
output data format
The TLV5734 can select three output data formats for different video data processing by the combination of
MODE0 and MODE1 (see Table 4). The output is synchronous with the rising edge of CLK that comes after INIT
is pulled high. Timing diagrams and output data tables for formats 1, 2, and 3 are shown in Figure 4 through
Figure 6 and Table 5 through Table 7.
Table 4. Output Data Format Selection
CONDITION
8
OUTPUT DATA
MODE 1
MODE 0
OUTPUT DATA FORMAT
RATIO OF Y:U:V
L
L
Format 1
4:1:1
L
H
Format 2
4:4:4
H
L
Format 3
4:2:2
H
H
Not used
N/A
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLES026A – APRIL 2002 – REVISED JANUARY 2003
output data format (continued)
–2
–1
0
1
2
3
4
5
6
7
8
9
10
11
12
CLK
INIT
OEB A
OEB B
OEB C
5 CLK
OUTPUT DATA A
A0
A1
A2
A3
A4
A5
A6
A7
B08
B07
C08
C07
B06
B05
C06
C05
B04
B03
C04
C03
B02
B01
C02
C01
B48
B47
C48
C47
B46
B45
C46
C45
B44
B43
C44
C43
B42
B41
C42
C41
OUTPUT DATA B
BD[8:5]
BD[4:1] HI-Z
tpd
OUTPUT DATA C
CD8
MSB
CD7
LSB
CD[6:1] HI-Z
Figure 4. Format 1 (4:1:1) Timing Diagram
Table 5. Output Format 1 (4:1:1)
CHANNEL OF ADC
OUTPUT DATA
CLK†
BIT
6
7
8
9
10
11
12
13
A
AD8
AD7
AD6
AD5
AD4
AD3
AD2
AD1
A08
A07
A06
A05
A04
A03
A02
A01
A18
A17
A16
A15
A14
A13
A12
A11
A28
A27
A26
A25
A24
A23
A22
A21
A38
A37
A36
A35
A34
A33
A32
A31
A48
A47
A46
A45
A44
A43
A42
A41
A58
A57
A56
A55
A54
A53
A52
A51
A68
A67
A66
A65
A64
A63
A62
A61
A78
A77
A76
A75
A74
A73
A72
A71
B
BD8
BD7
BD6
BD5
BD4
BD3
BD2
BD1
B08
B07
C08
C07
Hi-Z
Hi-Z
Hi-Z
Hi-Z
B06
B05
C06
C05
Hi-Z
Hi-Z
Hi-Z
Hi-Z
B04
B03
C04
C03
Hi-Z
Hi-Z
Hi-Z
Hi-Z
B02
B01
C02
C01
Hi-Z
Hi-Z
Hi-Z
Hi-Z
B48
B47
C48
C47
Hi-Z
Hi-Z
Hi-Z
Hi-Z
B46
B45
C46
C45
Hi-Z
Hi-Z
Hi-Z
Hi-Z
B44
B43
C44
C43
Hi-Z
Hi-Z
Hi-Z
Hi-Z
B42
B41
C42
C41
Hi-Z
Hi-Z
Hi-Z
Hi-Z
C
CD8
CD7
CD6
CD5
CD4
CD3
CD2
CD1
H
L
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
L
L
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
L
L
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
L
H
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
H
L
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
L
L
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
L
L
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
L
H
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
† The first ADC sampling clock is denoted as CLK 0.
A06 is an example entry in the table where A shows the ADC channel, 0 represents the sampling order, and 6 is the bit number.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
SLES026A – APRIL 2002 – REVISED JANUARY 2003
–2
–1
0
1
2
3
4
5
6
7
8
9
10
11
12
CLK
INIT
OEB A
OEB B
OEB C
5 CLK
tpd
OUTPUT DATA A
A0
A1
A2
A3
A4
A5
A6
A7
B0
B1
B2
B3
B4
B5
B6
B7
C0
C1
C2
C3
C4
C5
C6
C7
tpd
OUTPUT DATA B
tpd
OUTPUT DATA C
Figure 5. Format 2 (4:4:4) Timing Diagram
Table 6. Output Format 2 (4:4:4)
OUTPUT DATA
CLK†
CHANNEL OF ADC
BIT
6
7
8
9
10
11
12
13
A
AD8
AD7
AD6
AD5
AD4
AD3
AD2
AD1
A08
A07
A06
A05
A04
A03
A02
A01
A18
A17
A16
A15
A14
A13
A12
A11
A28
A27
A26
A25
A24
A23
A22
A21
A38
A37
A36
A35
A34
A33
A32
A31
A48
A47
A46
A45
A44
A43
A42
A41
A58
A57
A56
A55
A54
A53
A52
A51
A68
A67
A66
A65
A64
A63
A62
A61
A78
A77
A76
A75
A74
A73
A72
A71
B
BD8
BD7
BD6
BD5
BD4
BD3
BD2
BD1
B08
B07
B06
B05
B04
B03
B02
B01
B18
B17
B16
B15
B14
B13
B12
B11
B28
B27
B26
B25
B24
B23
B22
B21
B38
B37
B36
B35
B34
B33
B32
B31
B48
B47
B46
B45
B44
B43
B42
B41
B58
B57
B56
B55
B54
B53
B52
B51
B68
B67
B66
B65
B64
B63
B62
B61
B78
B77
B76
B75
B74
B73
B72
B71
C
CD8
CD7
CD6
CD5
CD4
CD3
CD2
CD1
C08
C07
C06
C05
C04
C03
C02
C01
C18
C17
C16
C15
C14
C13
C12
C11
C28
C27
C26
C25
C24
C23
C22
C21
C38
C37
C36
C35
C34
C33
C32
C31
C48
C47
C46
C45
C44
C43
C42
C41
C58
C57
C56
C55
C54
C53
C52
C51
C68
C67
C66
C65
C64
C63
C62
C61
C78
C77
C76
C75
C74
C73
C72
C71
† The first ADC sampling clock is denoted as CLK 0.
A06 is an example entry in the table where A shows the ADC channel, 0 represents the sampling order, and 6 is the bit number.
10
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLES026A – APRIL 2002 – REVISED JANUARY 2003
–2
–1
0
1
2
3
4
5
6
7
8
9
10
11
12
CLK
INIT
OEB A
OEB B
OEB C
5 CLK
tpd
OUTPUT DATA A
A0
A1
A2
A3
A4
A5
A6
A7
B0
C0
B2
C2
B4
C4
B6
C6
tpd
OUTPUT DATA B
tpd
OUTPUT DATA C
CD8
B
CD7
C
CD[6:1] HI-Z
Figure 6. Format 3 (4:2:2) Timing Diagram
Table 7. Output Format 3 (4:2:2)
OUTPUT DATA
CLK†
CHANNEL OF ADC
BIT
6
7
8
9
10
11
12
13
A
AD8
AD7
AD6
AD5
AD4
AD3
AD2
AD1
A08
A07
A06
A05
A04
A03
A02
A01
A18
A17
A16
A15
A14
A13
A12
A11
A28
A27
A26
A25
A24
A23
A22
A21
A38
A37
A36
A35
A34
A33
A32
A31
A48
A47
A46
A45
A44
A43
A42
A41
A58
A57
A56
A55
A54
A53
A52
A51
A68
A67
A66
A65
A64
A63
A62
A61
A78
A77
A76
A75
A74
A73
A72
A71
B
BD8
BD7
BD6
BD5
BD4
BD3
BD2
BD1
B08
B07
B06
B05
B04
B03
B02
B01
C08
C07
C06
C05
C04
C03
C02
C01
B28
B27
B26
B25
B24
B23
B22
B21
C28
C27
C26
C25
C24
C23
C22
C21
B48
B47
B46
B45
B44
B43
B42
B41
C48
C47
C46
C45
C44
C43
C42
C41
B68
B67
B66
B65
B64
B63
B62
B61
C68
C67
C66
C65
C64
C63
C62
C61
C
CD8
CD7
CD6
CD5
CD4
CD3
CD2
CD1
H
L
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
L
H
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
H
L
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
L
H
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
H
L
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
L
H
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
H
L
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
L
H
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
† The first ADC sampling clock is denoted as CLK 0.
A06 is an example entry in the table where A shows the ADC channel, 0 represents the sampling order, and 6 is the bit number.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
11
SLES026A – APRIL 2002 – REVISED JANUARY 2003
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage, VCC‡ , VDD§ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 3.6 V
Reference voltage input range: Vref(RT A), Vref(RT B), Vref(RT C), Vref(RB A),
Vref(RB B), Vref(RB C) . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to VCC +0.3 V
Analog input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to VCC +0.3 V
Digital input voltage range, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to 3.6 V
Digital output voltage range, VO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to VCC +0.3 V
Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –20°C to 75°C
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
‡ VCC refers to all analog supplies: A AVCC, B AVCC, and C AVCC.
§ VDD refers to all digital supplies: DVDD, QA DVDD, QB DVDD, and QC DVDD.
recommended operating conditions
Supply voltage¶
Reference inp
inputt voltage
oltage
MIN
NOM
MAX
(Analog) VCC
3
3.3
3.6
(Digital) VDD
3
3.3
3.6
1.8
2
2.2
0.8
1
1.2
Vref(RT A), Vref(RT B), Vref(RT C)
Vref(RB A), Vref(RB B), Vref(RB C)
Vref(RT A) – Vref(RB A), Vref(RT B) – Vref(RB B), Vref(RT C) – Vref(RB C)
High-level digital input voltage, VIH
1
2
0.8
Low-level pulse duration, tw(L) (at 50% of amplitude level)
Setup time for INIT input, tsu
3
Hold time for INIT input, th
0
Reset time for INIT input, treset
33.3
Operating free-air temperature, TA
–20
V
V
V
V
Low-level digital input voltage, VIL
High-level pulse duration, tw(H) (at 50% of amplitude level)
UNIT
V
16.7
ns
16.7
ns
ns
ns
75
°C
¶ Within the electrical and operating characteristics table, when the term VDD is used, DVDD and all X DVDD terminals are tied together, and when
the term VCC is used, all X AVCC terminals are tied together.
12
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLES026A – APRIL 2002 – REVISED JANUARY 2003
electrical characteristics at VDD = VCC = 3.3 V, Vref(RT) = 2.0 V, Vref(RB) = 1.0 V, f(CLK) = 30 MHz,
TA = 25°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
Clamp level accuracy
Measured between RT and RB
TYP
MAX
UNIT
±0.5
±1
LSB
450
Ω
5
pF
RREF
Reference resistance
CI
Analog input capacitance
IIH
IIL
High-level digital input current
VOH
VOL
High-level digital output voltage
Low-level digital output voltage
VDD = 3 V to 3.6 V, IOH = –50 µA
VDD = 3 V to 3.6 V, IOL = 50 µA
0.5
V
IOH(lkg)
IOL(lkg)
High-level digital output leakage current
OEB A = OEB B = OEB C = HI, VOH = VDD
10
µA
Low-level digital output leakage current
OEB A = OEB B = OEB C = HI, VOL = 0 V
10
µA
Supply current
fS = 30 MSPS, NTSC ramp wave input
fS = 30 MSPS, NTSC ramp wave input
VIH = VDD + 0.3 V
VIL = 0 V
Low-level digital input current
Power dissipation
10
µA
10
µA
VDD–0.7
V
73
82
91
mA
240
270
300
mW
operating characteristics VDD = VCC = 3.3 V, Vref(RT) = 2.0 V, Vref(RB) = 1.0 V, f(CLK) = 30 MHz,
TA = –20°C to 75°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
DNL
Differential nonlinearity
INL
Integral nonlinearity
fS
BW
Maximum conversion rate
Analog input bandwidth
At –3 dB, TA = 25°C
tpd
Digital output delay time
CL = 10 pF (by design)
Zero-scale error
Full-scale error
Vref = REFT – REFB = 1 V
Vref = REFT – REFB = 1 V
Sampling delay time
By design
MIN
fS = 30 MSPS
fS = 30 MSPS
TYP
MAX
UNIT
±0.2
±0.5
LSB
±0.3
±0.75
30
POST OFFICE BOX 655303
130
MHz
18
ns
–16
–2
15
mV
–13
2
17
mV
4.3
• DALLAS, TEXAS 75265
LSB
MSPS
ns
13
SLES026A – APRIL 2002 – REVISED JANUARY 2003
TYPICAL CHARACTERISTICS
POWER
vs
FREQUENCY
CURRENT
vs
FREQUENCY
290
100
80
I – Current – mA
P – Power – mW
270
250
60
40
230
20
210
0
0
5
10
15
20
25
30
0
f – Frequency – MHz
10
Figure 8
POST OFFICE BOX 655303
15
20
f – Frequency – MHz
Figure 7
14
5
• DALLAS, TEXAS 75265
25
30
SLES026A – APRIL 2002 – REVISED JANUARY 2003
DNL – Differential Nonlinearity – LSB
TYPICAL CHARACTERISTICS
0.4
0.2
0.0
–0.2
–0.4
0
50
100
150
200
250
Code
INL – Integral Nonlinearity – LSB
Figure 9. Typical Differential Nonlinearity, Channel A
0.4
0.2
0.0
–0.2
–0.4
0
50
100
150
200
250
Code
DNL – Differential Nonlinearity – LSB
Figure 10. Typical Integral Nonlinearity, Channel A
0.4
0.2
0.0
–0.2
–0.4
0
50
100
150
200
250
Code
Figure 11. Typical Differential Nonlinearity, Channel B
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
15
SLES026A – APRIL 2002 – REVISED JANUARY 2003
INL – Integral Nonlinearity – LSB
TYPICAL CHARACTERISTICS
0.4
0.2
0.0
–0.2
–0.4
0
50
100
150
200
250
Code
DNL – Differential Nonlinearity – LSB
Figure 12. Typical Integral Nonlinearity, Channel B
0.4
0.2
0.0
–0.2
–0.4
0
50
100
150
200
250
Code
INL – Integral Nonlinearity – LSB
Figure 13. Typical Differential Nonlinearity, Channel C
0.4
0.2
0.0
–0.2
–0.4
0
50
100
150
200
Code
Figure 14. Typical Integral Nonlinearity, Channel C
16
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
250
SLES026A – APRIL 2002 – REVISED JANUARY 2003
MECHANICAL DATA
PAG (S-PQFP-G64)
PLASTIC QUAD FLATPACK
0,27
0,17
0,50
48
0,08 M
33
49
32
64
17
0,13 NOM
1
16
7,50 TYP
Gage Plane
10,20
SQ
9,80
12,20
SQ
11,80
0,25
0,05 MIN
1,05
0,95
0°–ā7°
0,75
0,45
Seating Plane
0,08
1,20 MAX
4040282/C 11/96
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
17
PACKAGE OPTION ADDENDUM
www.ti.com
30-Mar-2005
PACKAGING INFORMATION
Orderable Device
Status (1)
Package
Type
Package
Drawing
TLV5734PAG
ACTIVE
TQFP
PAG
Pins Package Eco Plan (2)
Qty
64
160
Green (RoHS &
no Sb/Br)
Lead/Ball Finish
CU NIPDAU
MSL Peak Temp (3)
Level-4-260C-72 HR
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
MECHANICAL DATA
MTQF006A – JANUARY 1995 – REVISED DECEMBER 1996
PAG (S-PQFP-G64)
PLASTIC QUAD FLATPACK
0,27
0,17
0,50
48
0,08 M
33
49
32
64
17
0,13 NOM
1
16
7,50 TYP
Gage Plane
10,20
SQ
9,80
12,20
SQ
11,80
0,25
0,05 MIN
1,05
0,95
0°– 7°
0,75
0,45
Seating Plane
0,08
1,20 MAX
4040282 / C 11/96
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Telephony
www.ti.com/telephony
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2005, Texas Instruments Incorporated