TCA9548A www.ti.com SCPS207A – MAY 2012 – REVISED JULY 2012 LOW VOLTAGE 8-CHANNEL I2C SWITCH WITH RESET Check for Samples: TCA9548A FEATURES 1 • • • • Low Standby Current Operating Power-Supply Voltage Range of 1.65 V to 5.5 V 5-V-Tolerant Inputs 400-kHz Fast I2C Bus Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) – 1000-V Charged-Device Model (C101) • • • • PW PACKAGE (TOP VIEW) 1 24 2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14 12 13 VCC SDA SCL A2 SC7 SD7 SC6 SD6 SC5 SD5 SC4 SD4 RESET A1 A0 VCC A0 A1 RESET SD0 SC0 SD1 SC1 SD2 SC2 SD3 SC3 GND RGE PACKAGE (TOP VIEW) SDA SCL • • • • 1-of-8 Bidirectional Translating Switches I2C Bus and SMBus Compatible Active-Low Reset Input Address by Three Hardware Address Pins for Use of up to Eight Devices Channel Selection Via I2C Bus Power-Up with All Switch Channels Deselected Low rON Switches Allows Voltage-Level Translation Between 2.5V, 3.3-V, and 5-V Buses No Glitch on Power Up Supports Hot Insertion 24 23 22 21 20 19 SD0 SC0 SD1 SC1 SD2 SC2 18 A2 17 SC7 1 2 16 SD7 15 SC6 3 4 5 14 SD6 13 SC5 6 7 8 9 10 11 12 SD3 SC3 GND SD4 SC4 SD5 • • • • DESCRIPTION/ORDERING INFORMATION The TCA9548A has eight bidirectional translating switches that can be controlled via the I2C bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individual SCx/SDx channel or combination of channels can be selected, determined by the contents of the programmable control register. The system master can reset the TCA9548A in the event of a timeout or other improper operation by asserting a low in the RESET input. Similarly, the power-on reset deselects all channels and initializes the I2C/SMBus state machine. Asserting RESET causes the same reset/initialization to occur without powering down the part. The pass gates of the switches are constructed so that the VCC pin can be used to limit the maximum high voltage, which is passed by the TCA9548A. This allows the use of different bus voltages on each pair, so that 1.8-V or 2.5-V or 3.3-V parts can communicate with 5-V parts, without any additional protection. External pullup resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5-V tolerant. ORDERING INFORMATION PACKAGE (1) TA QFN – RGE –40°C to 85°C (1) (2) TSSOP – PW (2) ORDERABLE PART NUMBER Reel of 3000 TCA9548ARGER Reel of 2000 TCA9548APWR Tube of 60 TCA9548APW TOP-SIDE MARKING PW548A For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com. Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2012, Texas Instruments Incorporated TCA9548A SCPS207A – MAY 2012 – REVISED JULY 2012 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. FUNCTIONAL BLOCK DIAGRAM TCA9548A SC0 SC1 SC2 SC3 SC4 SC5 SC6 SC7 SD0 SD1 SD2 SD3 SD4 SD5 SD6 SD7 Switch Control Logic GND VCC RESET SCL Reset Circuit A0 Input Filter SDA 2 I C Bus Control A1 A2 2 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A TCA9548A www.ti.com SCPS207A – MAY 2012 – REVISED JULY 2012 TERMINAL FUNCTIONS NO. NAME DESCRIPTION TSSOP (PW) QFN (RTW) 1 22 A0 Address input 0. Connect directly to VCC or ground. 2 23 A1 Address input 1. Connect directly to VCC or ground. 3 24 RESET 4 1 SD0 Serial data 0. Connect to VCC through a pull-up resistor. 5 2 SC0 Serial clock 0. Connect to VCC through a pull-up resistor. 6 3 SD1 Serial data 1. Connect to VCC through a pull-up resistor. 7 4 SC1 Serial clock 1. Connect to VCC through a pull-up resistor. 8 5 SC2 Serial data 2. Connect to VCC through a pull-up resistor. 9 6 SC2 Serial clock 2. Connect to VCC through a pull-up resistor. 10 7 SD3 Serial data 3. Connect to VCC through a pull-up resistor. 11 8 SC3 Serial clock 3. Connect to VCC through a pull-up resistor. 12 9 GND Ground 13 10 SD4 Serial data 4. Connect to VCC through a pull-up resistor. 14 11 SC4 Serial clock 4. Connect to VCC through a pull-up resistor. 15 12 SD5 Serial data 5. Connect to VCC through a pull-up resistor. 16 13 SC5 Serial clock 5. Connect to VCC through a pull-up resistor. 17 14 SD6 Serial data 6. Connect to VCC through a pull-up resistor. 18 15 SC6 Serial clock 6. Connect to VCC through a pull-up resistor. 19 16 SD7 Serial data 7. Connect to VCC through a pull-up resistor. 20 17 SC7 Serial clock 7. Connect to VCC through a pull-up resistor. 21 18 A2 22 19 SCL Serial clock bus. Connect to VCC through a pull-up resistor. 23 20 SDA Serial data bus. Connect to VCC through a pull-up resistor. 24 21 VCC Supply voltage Active-low reset input. Connect to VCC through a pull-up resistor, if not used. Address input 2. Connect directly to VCC or ground. I2C Interface The bidirectional I2C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy. I2C communication with this device is initiated by a master sending a start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 1). After the start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W). After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0–A2) of the slave device must not be changed between the start and the stop conditions. On the I2C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (start or stop) (see Figure 2). A stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 1). Any number of data bytes can be transferred from the transmitter to receiver between the start and the stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 3). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation. Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A 3 TCA9548A SCPS207A – MAY 2012 – REVISED JULY 2012 www.ti.com A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition. SDA SCL S P Start Condition Stop Condition Figure 1. Definition of Start and Stop Conditions SDA SCL Data Line Stable; Data Valid Change of Data Allowed Figure 2. Bit Transfer Data Output by Transmitter NACK Data Output by Receiver ACK SCL From Master 1 2 8 9 S Clock Pulse for Acknowledgment Start Condition Figure 3. Acknowledgment on I2C Bus Device Address Figure 4 shows the address byte of the TCA9548A. 4 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A TCA9548A www.ti.com SCPS207A – MAY 2012 – REVISED JULY 2012 Slave Address 1 1 1 Fixed 0 A2 A1 A0 R/W Hardware Selectable Figure 4. TCA9548A Address Table 1. Address Reference INPUTS A0 I2C BUS SLAVE ADDRESS A2 A1 L L L 112 (decimal), 70 (hexadecimal) L L H 113 (decimal), 71 (hexadecimal) L H L 114 (decimal), 72 (hexadecimal) L H H 115 (decimal), 73 (hexadecimal) H L L 116 (decimal), 74 (hexadecimal) H L H 117 (decimal), 75 (hexadecimal) H H L 118 (decimal), 76 (hexadecimal) H H H 119 (decimal), 77 (hexadecimal) The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation. Control Register Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the TCA9548A (see Figure 5). This register can be written and read via the I2C bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high (or 1) selects this channel. Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I2C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur immediately after the acknowledge cycle. If multiple bytes are received by the TCA9548A, it saves the last byte received. Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A 5 TCA9548A SCPS207A – MAY 2012 – REVISED JULY 2012 www.ti.com Channel Selection Bits (Read/Write) B7 B6 B5 B4 B3 B2 B1 B0 Channel 0 Channel 1 Channel 2 Channel 3 Channel 4 Channel 5 Channel 6 Channel 7 Figure 5. Control Register Table 2. Command Byte Definition CONTROL REGISTER BITS B7 B6 B5 B4 B3 B2 B1 X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X 0 0 0 0 0 0 0 X X 0 1 0 X X X X Channel 0 enabled X X X Channel 0 disabled 1 X X X 0 1 0 1 X 0 1 X 1 0 1 1 COMMAND 0 X X X 0 0 B0 Channel 1 disabled Channel 1 enabled Channel 2 disabled Channel 2 enabled Channel 3 disabled Channel 3 enabled Channel 4 disabled Channel 4 enabled Channel 5 disabled Channel 5 enabled Channel 6 disabled Channel 6 enabled Channel 7 disabled Channel 7 enabled No channel selected, power-up/reset default state RESET Input The RESET input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of tWL, the TCA9548A resets its registers and I2C state machine and deselects all channels. The RESET input must be connected to VCC through a pull-up resistor. 6 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A TCA9548A www.ti.com SCPS207A – MAY 2012 – REVISED JULY 2012 Power-On Reset When power (from 0 V) is applied to VCC, an internal power-on reset holds the TCA9548A in a reset condition until VCC has reached VPOR. At that point, the reset condition is released and the TCA9548A registers and I2C state machine initialize to their default states. After that, VCC must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle. Voltage Translation The pass-gate transistors of the TCA9548A are constructed such that the VCC voltage can be used to limit the maximum voltage that is passed from one I2C bus to another. Figure 6 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using the data specified in the Electrical Characteristics section of this data sheet). 5 Vpass (V) 4 3 2 1 Room Temp −40°C 85°C 0 1.5 2 2.5 3 3.5 VCC (V) 4 4.5 5 5.5 G001 Figure 6. Pass-Gate Voltage vs Supply Voltage at Three Process Points For the TCA9548A to act as a voltage translator, the Vo(sw) voltage must be equal to, or lower than, the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, Vo(sw) should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 6, Vo(sw)(max) is 2.7 V when the TCA9548A supply voltage is 3.5 V or lower, so the TCA9548A supply voltage can be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 11). Bus Transactions Data is exchanged between the master and TCA9548A through write and read commands. Writes Data is transmitted to the TCA9548A by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which SCn/SDn channel receives the data that follows the command byte (see Figure 7). There is no limitation on the number of data bytes sent in one write transmission. Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A 7 TCA9548A SCPS207A – MAY 2012 – REVISED JULY 2012 www.ti.com Slave Address SDA S 1 1 1 0 Control Register A2 A1 A0 Start Condition 0 A B7 B6 B5 B4 B3 B2 B1 B0 R/W ACK From Slave A ACK From Slave P Stop Condition Figure 7. Write to Control Register Reads The bus master first must send the TCA9548A address with the LSB set to a logic 1 (see Figure 4 for device address). The command byte is sent after the address and determines which SCn/SDn channel is accessed. After a restart, the device address is sent again, but this time, the LSB is set to a logic 1. Data from the SCn/SDn channel defined by the command byte then is sent by the TCA9548A (see Figure 8). After a restart, the value of the SCn/SDn channel defined by the command byte matches the SCn/SDn channel being accessed when the restart occurred. Data is clocked into the SCn/SDn channel on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data. Slave Address SDA S 1 1 1 0 Start Condition Control Register A2 A1 A0 1 R/W A B7 B6 B5 B4 B3 ACK From Slave B2 B1 B0 NA NACK From Master P Stop Condition Figure 8. Read From Control Register 8 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A TCA9548A www.ti.com SCPS207A – MAY 2012 – REVISED JULY 2012 Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) MIN MAX UNIT VCC Supply voltage range –0.5 7 VI Input voltage range (2) –0.5 7 II Input current ±20 mA IO Output current ±25 mA ICC Supply current ±100 mA PW package 88 RTW package 45 V V θJA Package thermal impedance, junction to free air (3) θJP Package thermal impedance, junction to pad 1.5 °C/W Tstg Storage temperature range –65 150 °C TA Operating free-air temperature range –40 85 °C (1) (2) (3) RTW package °C/W Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. The package thermal impedance is calculated in accordance with JESD 51-7. Recommended Operating Conditions VCC Supply voltage VIH High-level input voltage VIL Low-level input voltage TA Operating free-air temperature MIN MAX 1.65 5.5 SCL, SDA 0.7 × VCC 6 A2–A0, RESET 0.7 × VCC VCC + 0.5 SCL, SDA –0.5 0.3 × VCC A2–A0, RESET –0.5 0.3 × VCC –40 85 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A UNIT V V V °C 9 TCA9548A SCPS207A – MAY 2012 – REVISED JULY 2012 www.ti.com Electrical Characteristics VCC = 2.3 V to 3.6 V, over recommended operating free-air temperature range (unless otherwise noted) PARAMETER VPOR Power-on reset voltage TEST CONDITIONS (2) No load, VI = VCC or GND MIN TYP (1) MAX 1.65 V to 5.5 V 1.6 2.1 5V 3.6 VCC 4.5 V to 5.5 V 2.6 3.3 V Vo(sw) Switch output voltage Vi(sw) = VCC, ISWout = –100 μA 3 V to 3.6 V IOL VOL = 0.4 V SDA VOL = 0.6 V 1.65 V to 5.5 V 4.5 1.6 2.8 1.5 1.1 1.8 V 1.65 V to 1.95 V 1.1 0.9 1.25 3 6 6 9 A2–A0 VI = VCC or GND ±1 1.65 V to 5.5 V ±1 RESET VI = VCC or GND, IO = 0 Operating mode fSCL = 100 kHz VI = VCC or GND, IO = 0 ICC Low inputs VI = GND, IO = 0 Standby mode High inputs SCL, SDA A2–A0 Ci RESET SCL Cio(off) (3) SDA SC7–SC0, SD7–SD0 VI = VCC, IO = 0 SCL or SDA input at 0.6 V, Other inputs at VCC or GND SCL or SDA input at VCC – 0.6 V, Other inputs at VCC or GND VI = VCC or GND VI = VCC or GND, Switch OFF Switch-on resistance VO = 0.4 V, IO = 10 mA (1) (2) (3) 10 5.5 V 50 80 3.6 V 20 35 2.7 V 11 20 1.65 V 6 10 5.5 V 9 30 3.6 V 6 15 2.7 V 4 8 1.65 V 2 4 5.5 V 0.2 1 3.6 V 0.1 1 2.7 V 0.1 1 1.95 V 0.1 1 5.5 V 0.2 1 3.6 V 0.1 1 2.7 V 0.1 1 1.95 V 0.1 1 3 20 3 20 4 5 4 5 20 28 μA μA 1.65 V to 5.5 V 1.65 V to 5.5 V VI = VCC or GND, Switch OFF VO = 0.4 V, IO = 15 mA ron μA ±1 fSCL = 400 kHz Supply-current change mA ±1 SC7–SC0, SD7–SD0 ΔICC V 2 SCL, SDA II V 1.9 2.5 V 2.3 V to 2.7 V UNIT 1.65 V to 5.5 V 20 28 5.5 7.5 4.5 V to 5.5 V 4 10 20 3 V to 3.6 V 5 12 30 2.3 V to 2.7 V 7 15 45 1.65 V to 1.95 V 10 25 70 pF pF Ω All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V VCC), TA = 25°C. The power-on reset circuit resets the I2C bus logic with VCC < VPOR. VCC must be lowered to 0.2 V to reset the device. Cio(ON) depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON. Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A TCA9548A www.ti.com SCPS207A – MAY 2012 – REVISED JULY 2012 I2C Interface Timing Requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 9) STANDARD MODE I2C BUS MIN MAX 100 fscl I2C clock frequency 0 tsch I2C clock high time 4 2 tscl I C clock low time tsp I2C spike time tsds I2C serial-data setup time FAST MODE I2C BUS MAX 0 400 50 250 100 (1) (1) 0 μs 1.3 50 ns ns μs tsdh I C serial-data hold time ticr I2C input rise time 1000 20 + 0.1Cb (2) 300 ns ticf I2C input fall time 300 20 + 0.1Cb (2) 300 ns tocf I2C output (SDn) fall time (10-pF to 400-pF bus) 300 20 + 0.1Cb (2) 300 ns 2 0 kHz μs 0.6 4.7 2 UNIT MIN tbuf I C bus free time between stop and start 4.7 1.3 μs tsts I2C start or repeated start condition setup 4.7 0.6 μs tsth I2C start or repeated start condition hold 4 0.6 μs 2 tsps I C stop condition setup tvdL(Data) Valid-data time (high to low) (3) SCL low to SDA output low valid tvdH(Data) Valid-data time (low to high) (3) SCL low to SDA output high valid tvd(ack) Valid-data time of ACK condition ACK signal from SCL low to SDA output low 2 Cb (1) (2) (3) 4 I C bus capacitive load μs 0.6 1 1 μs 0.6 0.6 μs 1 1 μs 400 400 pF A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH min of the SCL signal), to bridge the undefined region of the falling edge of SCL. Cb = total bus capacitance of one bus line in pF Data taken using a 1-kΩ pullup resistor and 50-pF load (see Figure 10) Switching Characteristics over recommended operating free-air temperature range, CL ≤ 100 pF (unless otherwise noted) (see Figure 9) PARAMETER tpd (1) trst (2) (1) (2) Propagation delay time RON = 20 Ω, CL = 15 pF RON = 20 Ω, CL = 50 pF RESET time (SDA clear) FROM (INPUT) TO (OUTPUT) SDA or SCL SDn or SCn RESET SDA MIN MAX 0.3 1 500 UNIT ns ns The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance). trst is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of tWL. Reset Timing Requirements over recommended operating free-air temperature range (unless otherwise noted) PARAMETER MIN MAX UNIT tW(L) Pulse duration, RESET low 6 ns tREC(STA) Recovery time from RESET to start 0 ns Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A 11 TCA9548A SCPS207A – MAY 2012 – REVISED JULY 2012 www.ti.com PARAMETER MEASUREMENT INFORMATION VCC R L = 1 kW SDA DUT CL = 50 pF (see Note A) SDA LOAD CONFIGURATION Three Bytes for Complete Device Programming Address Stop Start Bit 7 Address Condition Condition Bit 6 (MSB) (P) (S) R/W Bit 0 (LSB) Address Bit 1 tscl ACK (A) Data Bit 7 (MSB) Data Bit 0 (LSB) Stop Condition (P) tsch 0.7 ´ VCC SCL 0.3 ´ VCC ticr tvd(ack) ticf tbuf tsp tsts tvdH(Data) 0.7 ´ VCC SDA 0.3 ´ VCC ticr ticf tsth tvdL(Data) tsdh tsds tsps Repeat Start Condition Start or Repeat Start Condition Stop Condition VOLTAGE WAVEFORMS BYTE DESCRIPTION 1 I C address 2, 3 P-port data 2 A. CL includes probe and jig capacitance. B. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr/tf ≤ 30 ns. C. Not all parameters and waveforms are applicable to all devices. Figure 9. I2C Load Circuit and Voltage Waveforms 12 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A TCA9548A www.ti.com SCPS207A – MAY 2012 – REVISED JULY 2012 PARAMETER MEASUREMENT INFORMATION (continued) VCC RL = 1 kΩ DUT SDA CL = 50 pF (see Note A) SDA LOAD CONFIGURATION Start SCL ACK or Read Cycle SDA 0.3 y VCC tRESET RESET VCC/2 tREC tw SDn, SCn 0.3 y VCC tRESET A. CL includes probe and jig capacitance. B. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr/tf ≤ 30 ns. C. I/Os are configured as inputs. D. Not all parameters and waveforms are applicable to all devices. Figure 10. Reset Load Circuit and Voltage Waveforms Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A 13 TCA9548A SCPS207A – MAY 2012 – REVISED JULY 2012 www.ti.com APPLICATION INFORMATION Figure 11 shows an application in which the TCA9548A can be used. NEED TO ADD POWER-ON RESET SPECS AND TABLES VCC = 2.7 V to 5.5 V VCC = 3.3 V VCC = 2.7 V to 5.5 V 24 I2C/SMBus Master SDA SCL RESET 23 22 3 See Note A SDA SD0 SCL SC0 4 Channel 0 5 VCC = 2.7 V to 5.5 V RESET See Note A SD1 6 SC1 7 Channel 1 VCC = 2.7 V to 5.5 V See Note A SD2 SC2 8 Channel 2 9 VCC = 2.7 V to 5.5 V See Note A SD3 SC3 10 Channel 3 11 VCC = 2.7 V to 5.5 V PCA9548A See Note A SD4 SC4 13 Channel 4 14 VCC = 2.7 V to 5.5 V See Note A SD5 15 SC5 16 Channel 5 VCC = 2.7 V to 5.5 V See Note A SD6 SC6 21 2 1 12 A. 17 Channel 6 18 VCC = 2.7 V to 5.5 V A2 See Note A A1 A0 SD7 GND SC7 19 20 Channel 7 Pin numbers shown are for the PW and RTW packages. Figure 11. Typical Application 14 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A TCA9548A www.ti.com SCPS207A – MAY 2012 – REVISED JULY 2012 Power-On Reset Requirements In the event of a glitch or data corruption, TCA9548A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application. The two types of power-on reset are shown in Figure 12 and Figure 13. VCC Ramp-Up Ramp-Down Re-Ramp-Up VCC_TRR_GND Time VCC_RT VCC_FT Time to Re-Ramp VCC_RT Figure 12. VCC is Lowered Below 0.2 V or 0 V and Then Ramped Up to VCC VCC Ramp-Up Ramp-Down VCC_TRR_VPOR50 VIN drops below POR levels Time Time to Re-Ramp VCC_FT VCC_RT Figure 13. VCC is Lowered Below the POR Threshold, Then Ramped Back Up to VCC Table 3 specifies the performance of the power-on reset feature for TCA9548A for both types of power-on reset. Table 3. RECOMMENDED SUPPLY SEQUENCING AND RAMP RATES (1) PARAMETER MIN MAX UNIT 1 100 ms See Figure 12 0.01 100 ms See Figure 12 0.001 ms Time to re-ramp (when VCC drops to VPOR_MIN – 50 mV) See Figure 13 0.001 ms VCC_GH Level that VCCP can glitch down to, but not cause a functional disruption when VCCX_GW = 1 μs See Figure 14 VCC_GW Glitch width that will not cause a functional disruption when VCCX_GH = 0.5 × VCCx See Figure 14 VPORF Voltage trip point of POR on falling VCC 0.767 1.144 V VPORR Voltage trip point of POR on fising VCC 1.033 1.428 V VCC_FT Fall rate See Figure 12 VCC_RT Rise rate VCC_TRR_GND Time to re-ramp (when VCC drops to GND) VCC_TRR_POR50 (1) TYP 1.2 V μs TA = –40°C to 85°C (unless otherwise noted) Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A 15 TCA9548A SCPS207A – MAY 2012 – REVISED JULY 2012 www.ti.com Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (VCC_GW) and height (VCC_GH) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 14 and Table 3 provide more information on how to measure these specifications. VCC VCC_GH Time VCC_GW Figure 14. Glitch Width and Glitch Height VPOR is critical to the power-on reset. VPOR is the voltage level at which the reset condition is released and all the registers and the I2C/SMBus state machine are initialized to their default states. The value of VPOR differs based on the VCC being lowered to or from 0. Figure 15 and Table 3 provide more details on this specification. VCC VPOR VPORF Time POR Time Figure 15. VPOR 16 Submit Documentation Feedback Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): TCA9548A PACKAGE OPTION ADDENDUM www.ti.com 28-Aug-2012 PACKAGING INFORMATION Orderable Device TCA9548APWR Status (1) ACTIVE Package Type Package Drawing TSSOP PW Pins Package Qty 24 2000 Eco Plan (2) Green (RoHS & no Sb/Br) Lead/ Ball Finish MSL Peak Temp (3) Samples (Requires Login) CU NIPDAU Level-1-260C-UNLIM (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 31-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device TCA9548APWR Package Package Pins Type Drawing TSSOP PW 24 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2000 330.0 16.4 Pack Materials-Page 1 6.95 B0 (mm) K0 (mm) P1 (mm) 8.3 1.6 8.0 W Pin1 (mm) Quadrant 16.0 Q1 PACKAGE MATERIALS INFORMATION www.ti.com 31-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TCA9548APWR TSSOP PW 24 2000 367.0 367.0 38.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated