ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOSTO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER GENERAL DESCRIPTION FEATURES The ICS8536I-33 is a low skew, high performance ICS 1-to-6 Crystal Oscillator/LVCMOS-to-3.3V, 2.5V HiPerClockS™ LVPECL/LVCMOS fanout buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The ICS8536I-33 has selectable single ended clock or crystal inputs. The single-ended clock input accepts LVCMOS or LVTTL input levels and translate them to 3.3V LVPECL levels. The output enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. • Three differential LVPECL outputs, and three single ended LVCMOS outputs • Selectable LVCMOS/LVTTL CLK or crystal inputs • CLK can accept the following input levels: LVCMOS, LVTTL • Crystal frequency: 25MHz • Maximum output frequency: 266MHz • Output skew: 80ps (maximum) • Part-to-part skew: 800ps (maximum) Guaranteed output and part-to-part skew characteristics make the ICS8536I-33 ideal for those applications demanding well defined performance and repeatability. • Propagation delay: 1.95ns (maximum) • Additive phase jitter, RMS: 0.32ps (typical), LVPECL output • Full 3.3V or 2.5V operating supply • -40°C to 85°C ambient operating temperature • Available in both standard (RoHS 5) and lead-free (RoHS 6) packages BLOCK DIAGRAM PIN ASSIGNMENT CLK_EN Pullup CLK_EN XTAL_IN XTAL_OUT VCC CLK CLK_SEL VEE Q0 nQ0 VCCO_LVPECL D LE CLK Pulldown 0 LVPECL Q0 nQ0 25MHz XTAL_IN OSC 1 XTAL_OUT CLK_SEL Pullup Q1 nQ1 Q2 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 VEE Q5 Q4 VCCO_LVCMOS Q3 VEE Q2 nQ2 nQ1 Q1 ICS8536I-33 nQ2 20-Lead TSSOP 6.5mm x 4.4mm x 0.925mm package body G Package Top View LVCMOS Q3 Q4 Q5 IDT ™ / ICS™ 3.3V LVPECL/ LVCMOS FANOUT BUFFER 1 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER TABLE 1. PIN DESCRIPTIONS Number Name Type 1 CLK_EN 2, 3 4 XTAL_IN, XTAL_OUT VCC Power 5 CLK Input 6 CLK_SEL Input Input Pullup Input Description Synchronizing clock enable. When HIGH, clock outputs follows clock input. When LOW, Q outputs are forced low, nQ0 output is forced high. LVCMOS / LVTTL interface levels. Cr ystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output. Positive supply pins. Pulldown Single-ended clock input. LVCMOS / LVTTL interface levels. Clock select input. When HIGH, selects XTAL inputs. Pullup When LOW, selects CLK input. LVCMOS / LVTTL interface levels. 7, 15, 20 8, 9 VEE Power Negative supply pin. Q0, nQ0 Output Differential clock outputs. LVPECL interface levels. 10 VCCO_LVPECL Power Output power supply mode for LVPECL clock outputs. 11, 12 Q1, nQ1 Output Differential clock outputs. LVPECL interface levels. 13, 14 nQ2, Q2 Output Differential clock outputs. LVPECL interface levels. 16, 18, 19 Q3, Q4, Q5 Output Single ended clock outputs. LVCMOS / LVTTL interface levels. 17 VCCO_LVCMOS Power Output power supply mode for LVCMOS / LVTTL clock outputs. NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values. TABLE 2. PIN CHARACTERISTICS Symbol Parameter CIN Input Capacitance Test Conditions VCC, VCCO_LVCMOS = 3.465V Minimum Typical Maximum Units 4 pF 8 pF CPD Power Dissipation Capacitance (per output) 5 pF RPULLUP Input Pullup Resistor 51 kΩ RPULLDOWN Input Pulldown Resistor 51 kΩ ROUT Output Impedance Q3:Q5 VCC, VCCO_LVCMOS = 2.625V Q3:Q5 VCC, VCCO_LVCMOS = 3.465V 15 Ω Q3:Q5 VCC, VCCO_LVCMOS = 2.625V 20 Ω IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 2 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER TABLE 3A. CONTROL INPUT FUNCTION TABLE Inputs Outputs CLK_EN 0 CLK_SEL 0 Selected Source CLK Q0:Q2 Disabled; LOW nQ0:nQ2 Disabled; HIGH Q3:Q5 Disabled; LOW 0 1 XTAL_IN, XTAL_OUT Disabled; LOW Disabled; HIGH Disabled; LOW 1 0 CLK Enabled Enabled Enabled 1 1 XTAL_IN, XTAL_OUT Enabled Enabled Enabled After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock or cr ystal oscillator edge as shown in Figure 1. In the active mode, the state of the outputs are a function of the CLK input as described in Table 3B. Enabled Disabled CLK CLK_EN nQ0:nQ2 Q0:Q5 FIGURE 1. CLK_EN TIMING DIAGRAM TABLE 3B. CLOCK INPUT FUNCTION TABLE Inputs CLK 0 1 Outputs Q0:Q2 LOW HIGH nQ0:nQ2 HIGH LOW IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER Q3:Q5 LOW HIGH 3 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER ABSOLUTE MAXIMUM RATINGS Supply Voltage, VCC 4.6V Inputs, VI (LVCMOS) -0.5V to VCC + 0.5 V Outputs, VO (LVCMOS) -0.5V to VCCO_LVCMOS + 0.5V Inputs, VI (LVPECL) -0.5V to VCC + 0.5V Outputs, IO (LVPECL) Continuous Current Surge Current 50mA 100mA NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause per manent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability. Package Thermal Impedance, θJA 91.1°C/W (0 mps) Storage Temperature, TSTG -65°C to 150°C TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, VCC = VCCO_LVPECL = VCCO_LVCMOS = 3.3V±5%, VEE = 0V, TA = -40°C TO 85°C Symbol Parameter Minimum Typical Maximum Units VCC Power Supply Voltage Test Conditions 3.135 3.3 3.465 V VCCO_LVPECL, Power Supply Voltage VCCO_LVCMOS 3.135 3.3 3.465 V IEE Power Supply Current 80 mA ICCO_LVPECL Power Supply Current 25 mA ICCO_LVCMOS Power Supply Current 45 mA TABLE 4B. POWER SUPPLY DC CHARACTERISTICS, VCC = VCCO_LVPECL = VCCO_LVCMOS = 2.5V±5%, VEE = 0V, TA = -40°C TO 85°C Symbol Parameter Minimum Typical Maximum Units VCC Power Supply Voltage Test Conditions 2.375 2.5 2.625 V VCCO_LVPECL, Power Supply Voltage VCCO_LVCMOS 2.375 2.5 2.625 V IEE Power Supply Current 80 mA ICCO_LVPECL Power Supply Current 30 mA ICCO_LVCMOS Power Supply Current 45 mA IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 4 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER TABLE 4C. LVCMOS / LVTTL DC CHARACTERISTICS, TA = -40°C TO 85°C Symbol Parameter Test Conditions VIH Input High Voltage VIL Input Low Voltage VHYS Input Hysteresis IIH Input High Current IIL Input Low Current VOH Output High Voltage; NOTE 1 CLK_EN, CLK_SEL CLK CLK_EN, CLK_SEL CLK CLK_EN, CLK_SEL Maximum Units VCC = 3.3V Minimum Typical 2 VCC + 0.3 V VCC = 2.5V 1.7 VCC + 0.3 V VCC = 3.3V -0.3 0.8 V VCC = 2.5V -0.3 0.7 V 100 mV VCC = VIN = 3.465V or 2.625V 150 µA VCC = VIN = 3.465V or 2.625V 5 µA VCC = 3.465V or 2.625V, VIN = 0V -5 µA VCC = 3.465V or 2.625V, VIN = 0V -150 µA VCCO_LVCMOS = 3.465V 2.6 V VCCO_LVCMOS = 2.625V 1.8 V V OL Output Low Voltage; NOTE 1 VCCO_LVCMOS = 3.465 or 2.625V 0.5 V NOTE 1: Outputs terminated with 50Ω to VCCO_LVCMOS/2. See Parameter Measurement Information Section. "LVCMOS Output Load Test circuit" diagrams. TABLE 4D. LVPECL DC CHARACTERISTICS, VCC = VCCO_LVPECL = 3.3V±5%, VEE = 0V, TA = -40°C TO 85°C Symbol Parameter Maximum Units VOH Output High Voltage; NOTE 1 Test Conditions VCCO_LVPECL - 1.4 Minimum Typical VCCO_LVPECL - 0.9 V VOL Output Low Voltage; NOTE 1 VCCO_LVPECL - 2.0 VCCO_LVPECL - 1.7 V VSWING Peak-to-Peak Output Voltage Swing 0.6 1. 0 V NOTE 1: Outputs terminated with 50Ω to VCCO_LVPECL - 2V. TABLE 4E. LVPECL DC CHARACTERISTICS, VCC = VCCO_LVPECL = 2.5V±5%, VEE = 0V, TA = -40°C TO 85°C Symbol Parameter Maximum Units VOH Output High Voltage; NOTE 1 Test Conditions VCCO_LVPECL - 1.4 Minimum Typical VCCO_LVPECL - 0.9 V VOL Output Low Voltage; NOTE 1 VCCO_LVPECL - 2.0 VCCO_LVPECL - 1.5 V VSWING Peak-to-Peak Output Voltage Swing 0.4 1.0 V NOTE 1: Outputs terminated with 50Ω to VCCO_LVPECL - 2V. TABLE 5. CRYSTAL CHARACTERISTICS Parameter Test Conditions Minimum Typical Maximum Mode of Oscillation Units Fundamental Frequency 40 MHz Equivalent Series Resistance (ESR) 50 Ω Shunt Capacitance 7 pF Drive Level 1 mW IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 12 5 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER TABLE 6A. LVPECL AC CHARACTERISTICS, VCC = VCCO_LVPECL = 3.3V±5%, VEE = 0V, TA = -40°C TO 85°C Symbol Parameter fMAX Output Frequency tPD Propagation Delay; NOTE 1 Test Conditions Minimum Typical 1.2 155.52MHz, (Integration Range: 12kHz - 20MHz) Maximum Units 266 MHz 1.95 ns t jit Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section t sk(b) Bank Skew; NOTE 2, 5 55 ps t sk(o) Output Skew; NOTE 3, 5 80 ps t sk(pp) Par t-to-Par t Skew; NOTE 4, 5 800 ps tR / tF Output Rise/Fall Time 600 ps 20% to 80% 0.35 25 0 ps o dc Output Duty Cycle 46 54 % All parameters measured at ƒ ≤ 266MHz unless noted otherwise. NOTE 1: Measured from the VCC/2 of the input to the differential output crossing point. NOTE 2: Defined as skew within a bank of outputs at the same voltage and with equal load conditions. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the LVPECL output differential cross points. NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the LVPECL output differential cross points. NOTE 5: This parameter is defined in accordance with JEDEC Standard 65. TABLE 6B. LVPECL AC CHARACTERISTICS, VCC = VCCO_LVPECL = 2.5V±5%, VEE = 0V, TA = -40°C TO 85°C Symbol Parameter fMAX Output Frequency tPD Propagation Delay; NOTE 1 Test Conditions Minimum Typical 1.3 155.52MHz, (Integration Range: 12kHz - 20MHz) Maximum Units 266 MHz 2 ns t jit Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section t sk(b) Bank Skew; NOTE 2, 5 65 ps t sk(o) Output Skew; NOTE 3, 5 80 ps t sk(pp) Par t-to-Par t Skew; NOTE 4, 5 425 ps tR / tF Output Rise/Fall Time 800 ps 20% to 80% 0.32 25 0 ps o dc Output Duty Cycle 46 54 % All parameters measured at ƒ ≤ 266MHz unless noted otherwise. NOTE 1: Measured from the VCC/2 of the input to the differential output crossing point. NOTE 2: Defined as skew within a bank of outputs at the same voltage and with equal load conditions. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the LVPECL output differential cross points. NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the LVPECL output differential cross points. NOTE 5: This parameter is defined in accordance with JEDEC Standard 65. IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 6 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER TABLE 6C. LVCMOS AC CHARACTERISTICS, VCC = VCCO_LVCMOS = 3.3V±5%, TA = -40°C TO 85°C Symbol Parameter fMAX Output Frequency tPD Propagation Delay; NOTE 1 Test Conditions Minimum Typical 2.4 155.52MHz, (Integration Range: 12kHz - 20MHz) Maximum Units 266 MHz 3.5 ns t jit Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section t sk(b) Bank Skew; NOTE 2, 5 65 ps t sk(o) Output Skew; NOTE 3, 5 80 ps t sk(pp) Par t-to-Par t Skew; NOTE 4, 5 0.730 800 ps tR / tF Output Rise/Fall Time 0.3 1.15 ns 20% to 80% 0.35 ps o dc Output Duty Cycle 46 54 % All parameters measured at ƒ ≤ 266MHz unless noted otherwise. NOTE 1: Measured from the VCC/2 of the input to VCCO_LVCMOS/2 of the output. NOTE 2: Defined as skew within a bank of outputs at the same voltage and with equal load conditions. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VCCO_LVCMOS/2. NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at VCCO_LVCMOS/2. NOTE 5: This parameter is defined in accordance with JEDEC Standard 65. TABLE 6D. LVCMOS AC CHARACTERISTICS, VCC = VCCO_LVCMOS = 2.5V±5%, TA = -40°C TO 85°C Symbol Parameter fMAX Output Frequency tPD Propagation Delay; NOTE 1 t jit Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section t sk(b) Bank Skew; NOTE 2, 5 Test Conditions Minimum Typical 2.5 155.52MHz, (Integration Range: 12kHz - 20MHz) Maximum Units 266 MHz 3.75 ns 0.32 ps 75 ps t sk(o) Output Skew; NOTE 3, 5 80 ps t sk(pp) Par t-to-Par t Skew; NOTE 4, 5 800 ps tR / tF Output Rise/Fall Time 1.85 ns 20% to 80% 0.425 o dc Output Duty Cycle 46 54 % All parameters measured at ƒ ≤ 266MHz unless noted otherwise. NOTE 1: Measured from the VCC/2 of the input to VCCO_LVCMOS/2 of the output. NOTE 2: Defined as skew within a bank of outputs at the same voltage and with equal load conditions. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VCCO_LVCMOS/2. NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at VCCO_LVCMOS/2. NOTE 5: This parameter is defined in accordance with JEDEC Standard 65. IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 7 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER PARAMETER MEASUREMENT INFORMATION 2V 2V VCC, VCCO_LVPECL Qx SCOPE VCC, VCCO_LVPECL LVPECL LVPECL nQx nQx VEE VEE -1.3V ± 0.165V -0.5V ± 0.125V 3.3V LVPECL OUTPUT LOAD AC TEST CIRCUIT 2.5V LVPECL OUTPUT LOAD AC TEST CIRCUIT 1.65V±5% 1.25V±5% SCOPE SCOPE VCC, VCCO_LVCMOS VCC, VCCO_LVCMOS Qx Qx LVCMOS LVCMOS GND GND -1.65V±5% -1.25V±5% 2.5V LVCMOS OUTPUT LOAD AC TEST CIRCUIT 3.3V LVCMOS OUTPUT LOAD AC TEST CIRCUIT VCC 2 VCC CLK SCOPE Qx 2 CLK nQ0:nQ2 VCCO_LVCMOS Q0:Q2 Q3:Q5 tPD LVPECL PROPAGATION DELAY IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 2 t PD LVCMOS PROPAGATION DELAY 8 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER nQx V CCO_LVCMOS Qx Qx 2 nQy V CCO_LVCMOS Qy Qy 2 tsk(o) tsk(o) LVPECL OUTPUT SKEW LVCMOS OUTPUT SKEW nQ0:nQ2 V CCO_LVCMOS Q0:Q2 2 Q3:Q5 t PW t odc = t PW t PERIOD t PW x 100% odc = t PERIOD PERIOD t PW x 100% t PERIOD LVPECL OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD LVCMOS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD nQ0:nQ2 80% 80% 80% 80% VSW I N G Q0:Q2 20% 20% tR 20% 20% Q3:Q5 tF tR tF LVCMOS OUTPUT RISE/FALL TIME LVPECL OUTPUT RISE/FALL TIME nQx Qx VCCO_LVCMOS/2 Qy tsk(b) BANK SKEW IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 9 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER APPLICATION INFORMATION RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS INPUTS: CRYSTAL INPUTS For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from XTAL_IN to ground. OUTPUTS: LVCMOS OUTPUTS All unused LVCMOS output can be left floating. There should be no trace attached. LVPECL OUTPUTS All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated. CLK INPUT For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from the CLK input to ground. LVCMOS CONTROL PINS All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used. CRYSTAL INPUT INTERFACE The ICS8536I-33 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in Figure 2 below were determined using an 18pF parallel resonant crystal and were chosen to minimize the ppm error. These same capacitor values will tune any 18pF parallel resonant crystal over the frequency range and other parameters specified in this data sheet. The optimum C1 and C2 values can be slightly adjusted for different board layouts. XTAL_OUT C1 27p X1 18pF Parallel Crystal XTAL_IN C2 27p FIGURE 2. CRYSTAL INPUt INTERFACE IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 10 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER LVCMOS TO XTAL INTERFACE impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω. This can also be accomplished by removing R1 and making R2 50Ω. The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in Figure 3. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output VDD VDD R1 Ro .1uf Rs Zo = 50 Zo = Ro + Rs XTAL_IN R2 XTAL_OUT FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE TERMINATION FOR 3.3V LVPECL OUTPUTS The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 4A and 4B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations. FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to 3.3V Zo = 50Ω 125Ω FOUT 125Ω FIN Zo = 50Ω Zo = 50Ω 50Ω RTT = 1 Z ((VOH + VOL) / (VCC – 2)) – 2 o FOUT 50Ω VCC - 2V FIN Zo = 50Ω RTT 84Ω FIGURE 4A. LVPECL OUTPUT TERMINATION IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 84Ω FIGURE 4B. LVPECL OUTPUT TERMINATION 11 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER TERMINATION FOR 2.5V LVPECL OUTPUTS Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to VCC – 2V. For VCCO = 2.5V, the VCCO_LVCMOS – 2V is very close to _LVCMOSground level. The R3 in Figure 5B can be eliminated and the termination is shown in Figure 5C. 2.5V 2.5V 2.5V VCCO=2.5V VCCO=2.5V R1 250 R3 250 Zo = 50 Ohm Zo = 50 Ohm + + Zo = 50 Ohm Zo = 50 Ohm - - 2,5V LVPECL Driv er 2,5V LVPECL Driv er R2 62.5 R1 50 R4 62.5 R2 50 R3 18 FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE 2.5V VCCO=2.5V Zo = 50 Ohm + Zo = 50 Ohm 2,5V LVPECL Driv er R1 50 R2 50 FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 12 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER POWER CONSIDERATIONS This section provides information on power dissipation and junction temperature for the ICS8536I-33. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS8536I-33 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for VCC = 3.3V + 5% = 3.465V, which gives worst case results. NOTE: Please refer to Section 3 for details on calculating power dissipated in the load. Core and LVPECL Output Power Dissipation • • Power (core)MAX = VCC_MAX * IEE_MAX = 3.465V * 80mA = 277.2mW Power (outputs)MAX = 30mW/Loaded Output pair If all outputs are loaded, the total power is 3 * 30mW = 90mW LVCMOS Output Power Dissipation • Output Impedance ROUT Power Dissipation due to Loading 50Ω to VCCO_LVCMOS/2 Output Current IOUT = VCCO_MAX / [2 * (50Ω + ROUT)] = 3.465V / [2 * (50Ω + 15Ω] = 26.7mA • Power Dissipation on the ROUT per LVCMOS output Power (ROUT) = ROUT * (IOUT)2 = 15Ω * (26.7mA)2 = 10.7mW per output • Total Power Dissipation on the ROUT Total Power (ROUT) = 10.7mW * 3 = 32.1mW Total Power Dissipation • Total Power = Power (LVPECL) + Total Power (ROUT) = 277.2mW + 90mW + 32.1mW = 399.3mW IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 13 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER 2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockSTM devices is 125°C. The equation for Tj is as follows: Tj = θJA * Pd_total + TA Tj = Junction Temperature θJA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) TA = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θJA must be used. Assuming no air flow and a multi-layer board, the appropriate value is 91.1°C/W per Table 7 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: 85°C + 0.3993W * 91.1°C/W = 121.4°C. This is below the limit of 125°C. This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer). TABLE 7. THERMAL RESISTANCE θ JA FOR 20-PIN TSSOP, FORCED CONVECTION θJA by Velocity (Linear Feet per Minute) Multi-Layer PCB, JEDEC Standard Test Boards IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 0 200 500 91.1°C/W 86.7°C/W 84.6°C/W 14 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER 3. Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure 6. VCCO Q1 VOUT RL 50Ω VCCO - 2V FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of VCCO – 2V. • For logic high, VOUT = VOH_MAX = VCCO_MAX – 0.9V (VCCO_MAX – VOH_MAX) = 0.9V • For logic low, V OUT =V OL_MAX =V CCO_MAX – 1.7V (VCCO_MAX – VOL_MAX) = 1.7V Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low. ))/R ] * (V Pd_H = [(V – (V – 2V))/R ] * (V –V ) = [(2V – (V –V –V )= OH_MAX CCO_MAX L CCO_MAX OH_MAX CC_MAX OH_MAX L CC_MAX OH_MAX [(2V – 0.9V)/50Ω] * 0.9V = 19.8mW Pd_L = [(V OL_MAX – (V CCO_MAX – 2V))/R ] * (V L CCO_MAX –V OL_MAX ) = [(2V – (V CCO_MAX –V OL_MAX ))/R ] * (V L CCO_MAX –V OL_MAX )= [(2V – 1.7V)/50Ω] * 1.7V = 10.2mW Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 15 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER RELIABILITY INFORMATION TABLE 8. θJAVS. AIR FLOW TABLE FOR 20 LEAD TSSOP θJA by Velocity (Meters per Second) Multi-Layer PCB, JEDEC Standard Test Boards 0 1 2.5 91.1°C/W 86.7°C/W 84.6°C/W TRANSISTOR COUNT The transistor count for ICS8536I-33 is: 550 PACKAGE OUTLINE & PACKAGE DIMENSIONS PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP TABLE 9. PACKAGE DIMENSIONS Millimeters SYMBOL MIN N MAX 20 A -- 1.20 A1 0.05 0.15 A2 0.80 1.05 b 0.19 0.30 c 0.09 0.20 D 6.40 E E1 6.60 6.40 BASIC 4.30 e 4.50 0.65 BASIC L 0.45 0.75 α 0° 8° aaa -- 0.10 Reference Document: JEDEC Publication 95, MO-153 IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 16 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER TABLE 10. ORDERING INFORMATION Part/Order Number Marking Package Shipping Packaging Temperature 8536CGI-33 ICS8536CGI33 20 lead TSSOP tube -40°C to 85°C 8536CGI-33T ICS8536CGI33 20 lead TSSOP 2500 tape & reel -40°C to 85°C 8536CGI-33LF ICS8536CI33L 20 lead "Lead-Free" TSSOP tube -40°C to 85°C 8536CGI-33LFT ICS8536CI33L 20 lead "Lead-Free" TSSOP 2500 tape & reel -40°C to 85°C NOTE: Par ts that are ordered with an "LF" suffix to the par t number are the Pb-Free configuration and are RoHS compliant. While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments. IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 17 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER REVISION HISTORY SHEET Rev B Table T1 Page 1 2 Description of Change Pin Assignment - corrected pins 13 & 14. Pin Description Table - corrected pin 13 & 14. IDT ™ / ICS™ 3.3V, 2.5V LVPECL/ LVCMOS FANOUT BUFFER 18 Date 6/25/08 ICS8536CGI-33 REV. B OCTOBER 27, 2008 ICS8536I-33 LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/LVCMOS-TO-3.3V, 2.5V LVPECL/LVCMOS FANOUT BUFFER Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales For Tech Support Corporate Headquarters 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT [email protected] +480-763-2056 Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800-345-7015 (inside USA) +408-284-8200 (outside USA) © 2008 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA