Data Sheet

SO
T2
3
PMV75UP
20 V, P-channel Trench MOSFET
25 April 2014
Product data sheet
1. General description
P-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23
(TO-236AB) Surface-Mounted Device (SMD) plastic package using Trench MOSFET
technology.
2. Features and benefits
•
•
•
•
Trench MOSFET technology
Low threshold voltage
Very fast switching
Enhanced power dissipation capability: Ptot = 1000 mW
3. Applications
•
•
•
•
LED driver
Power management
High-side loadswitch
Switching circuits
4. Quick reference data
Table 1.
Quick reference data
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDS
drain-source voltage
Tj = 25 °C
-
-
-20
V
VGS
gate-source voltage
-12
-
12
V
ID
drain current
-
-
-3.2
A
-
77
102
mΩ
VGS = -4.5 V; Tamb = 25 °C; t ≤ 5 s
[1]
Static characteristics
RDSon
drain-source on-state
resistance
[1]
VGS = -4.5 V; ID = -2.5 A; Tj = 25 °C
Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated, mounting pad for
2
drain 6 cm .
Scan or click this QR code to view the latest information for this product
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
5. Pinning information
Table 2.
Pinning information
Pin
Symbol Description
1
G
gate
2
S
source
3
D
drain
Simplified outline
Graphic symbol
D
3
G
1
2
TO-236AB (SOT23)
S
017aaa257
6. Ordering information
Table 3.
Ordering information
Type number
PMV75UP
Package
Name
Description
Version
TO-236AB
plastic surface-mounted package; 3 leads
SOT23
7. Marking
Table 4.
Marking codes
Type number
Marking code
[1]
PMV75UP
%CN
[1]
PMV75UP
Product data sheet
% = placeholder for manufacturing site code
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
2 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
8. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
Parameter
Conditions
Min
Max
Unit
VDS
drain-source voltage
Tj = 25 °C
-
-20
V
VGS
gate-source voltage
-12
12
V
ID
drain current
VGS = -4.5 V; Tamb = 25 °C; t ≤ 5 s
[1]
-
-3.2
A
VGS = -4.5 V; Tamb = 25 °C
[1]
-
-2.5
A
VGS = -4.5 V; Tamb = 100 °C
[1]
-
-1.6
A
-
-10
A
[2]
-
490
mW
[1]
-
1000
mW
-
5000
mW
IDM
peak drain current
Tamb = 25 °C; single pulse; tp ≤ 10 µs
Ptot
total power dissipation
Tamb = 25 °C
Tsp = 25 °C
Tj
junction temperature
-55
150
°C
Tamb
ambient temperature
-55
150
°C
Tstg
storage temperature
-65
150
°C
-
-0.9
A
Source-drain diode
IS
source current
Tamb = 25 °C
[1]
Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated, mounting pad for
[2]
drain 6 cm .
Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
2
017aaa123
120
Pder
(%)
017aaa124
120
Ider
(%)
80
80
40
40
0
- 75
Fig. 1.
[1]
- 25
25
75
125
Tj (°C)
Normalized total power dissipation as a
function of junction temperature
PMV75UP
Product data sheet
0
- 75
175
Fig. 2.
- 25
75
125
Tj (°C)
175
Normalized continuous drain current as a
function of junction temperature
All information provided in this document is subject to legal disclaimers.
25 April 2014
25
© NXP Semiconductors N.V. 2014. All rights reserved
3 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
aaa-012262
-102
ID
(A)
Limit RDSon = VDS/ID
-10
tp = 10 µs
tp = 100 µs
-1
tp = 1 ms
tp = 10 ms
DC; Tsp = 25 °C
-10-1
tp = 100 ms
DC; Tamb = 25 °C;
drain mounting pad 6 cm2
-10-2
-10-1
-1
-10
-102
VDS (V)
IDM = single pulse
Fig. 3.
Safe operating area; junction to ambient; continuous and peak drain currents as a function of drainsource voltage
9. Thermal characteristics
Table 6.
Thermal characteristics
Symbol
Parameter
Conditions
Rth(j-a)
thermal resistance
from junction to
ambient
in free air
Rth(j-sp)
in free air; t ≤ 5 s
thermal resistance
from junction to solder
point
[1]
[2]
PMV75UP
Product data sheet
Min
Typ
Max
Unit
[1]
-
217
255
K/W
[2]
-
105
124
K/W
[2]
-
73
86
K/W
-
20
25
K/W
Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
2
Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for drain 6 cm .
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
4 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
aaa-012832
103
Zth(j-a)
(K/W)
duty cycle = 1
102
0.5
0.25
0.1
10
0.75
0.33
0.2
0.05
0.02
0
0.01
1
10- 3
10- 2
10- 1
1
10
102
tp (s)
103
FR4 PCB, standard footprint
Fig. 4.
Transient thermal impedance from junction to ambient as a function of pulse duration; typical values
aaa-012833
103
Zth(j-a)
(K/W)
102
duty cycle = 1
0.75
0.33
0.25
0.1
10
0
1
10- 3
0.5
0.2
0.05
0.02
0.01
10- 2
10- 1
FR4 PCB, mounting pad for drain 6 cm
Fig. 5.
1
10
102
tp (s)
103
2
Transient thermal impedance from junction to ambient as a function of pulse duration; typical values
PMV75UP
Product data sheet
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
5 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
10. Characteristics
Table 7.
Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Static characteristics
V(BR)DSS
drain-source
breakdown voltage
ID = -250 µA; VGS = 0 V; Tj = 25 °C
-20
-
-
V
VGSth
gate-source threshold
voltage
ID = -250 µA; VDS = VGS; Tj = 25 °C
-0.47
-0.68
-0.9
V
IDSS
drain leakage current
VDS = -20 V; VGS = 0 V; Tj = 25 °C
-
-
-1
µA
IGSS
gate leakage current
VGS = 12 V; VDS = 0 V; Tj = 25 °C
-
-
100
nA
VGS = -12 V; VDS = 0 V; Tj = 25 °C
-
-
-100
nA
VGS = -4.5 V; ID = -2.5 A; Tj = 25 °C
-
77
102
mΩ
VGS = -4.5 V; ID = -2.4 A; Tj = 150 °C
-
110
146
mΩ
VGS = -2.5 V; ID = -2.2 A; Tj = 25 °C
-
95
125
mΩ
VGS = -1.8 V; ID = -1 A; Tj = 25 °C
-
120
156
mΩ
RDSon
drain-source on-state
resistance
gfs
forward
transconductance
VDS = -10 V; ID = -2 A; Tj = 25 °C
-
15
-
S
RG
internal gate
resistance (AC)
f = 1 MHz
-
41
-
Ω
total gate charge
VDS = -10 V; ID = -2.5 A; VGS = -4.5 V;
-
5
7.5
nC
QGS
gate-source charge
Tj = 25 °C
-
0.7
-
nC
QGD
gate-drain charge
-
0.9
-
nC
Ciss
input capacitance
VDS = -10 V; f = 1 MHz; VGS = 0 V;
-
550
-
pF
Coss
output capacitance
Tj = 25 °C
-
63
-
pF
Crss
reverse transfer
capacitance
-
53
-
pF
td(on)
turn-on delay time
VDS = -10 V; ID = -2.5 A; VGS = -4.5 V;
-
6
-
ns
tr
rise time
RG(ext) = 6 Ω; Tj = 25 °C
-
14
-
ns
td(off)
turn-off delay time
-
120
-
ns
tf
fall time
-
50
-
ns
-
-0.8
-1.2
V
Dynamic characteristics
QG(tot)
Source-drain diode
VSD
source-drain voltage
PMV75UP
Product data sheet
IS = -0.9 A; VGS = 0 V; Tj = 25 °C
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
6 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
017aaa531
-10
-10 V
ID
(A)
-4.5 V
-8
VGS = -1.8 V
-2 V
aaa-012263
-10-3
ID
(A)
-2.5 V
-10-4
-1.6 V
min
-6
typ
max
-1.5 V
-4
-10-5
-1.4 V
-2
-1.2 V
-1 V
0
Fig. 6.
0
-1
-2
-3
VDS (V)
-10-6
-4
0
-0.5
-1.0
VGS (V)
-1.5
Tj = 25 °C
Tj = 25 °C; VDS = -5 V
Output characteristics: drain current as a
Fig. 7.
function of drain-source voltage; typical values
Sub-threshold drain current as a function of
gate-source voltage
aaa-012264
0.3
-1.3 V
aaa-012265
0.4
-1.4 V
RDSon
(Ω)
RDSon
(Ω)
-1.6 V
0.3
-1.8 V
0.2
0.2
-2.5 V
0.1
Tj = 150 °C
0.1
VGS = -4.5 V
0
0
-1
-2
-3
ID (A)
Tj = 25 °C
0
-4
Tj = 25 °C
Fig. 8.
Product data sheet
-1
-2
-3
-4
VGS (V)
-5
ID = -3 A
Drain-source on-state resistance as a function
of drain current; typical values
PMV75UP
0
Fig. 9.
Drain-source on-state resistance as a function
of gate-source voltage; typical values
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
7 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
017aaa535
-10
017aaa536
2.0
ID
(A)
a
-8
1.5
-6
1.0
-4
0.5
-2
0
Tj = 150 °C
0
-0.5
Tj = 25 °C
-1.0
-1.5
0
-60
-2.0
-2.5
VGS (V)
VDS > ID × RDSon
Fig. 10. Transfer characteristics: drain current as a
function of gate-source voltage; typical values
60
120
Tj (°C)
180
Fig. 11. Normalized drain-source on-state resistance
as a function of junction temperature; typical
values
0aaa-012266
-1.5
0
017aaa538
103
Ciss
VGS(th)
(V)
C
(pF)
-1.0
max
102
typ
-0.5
Coss
min
0
-60
0
60
Crss
120
Tj (°C)
10
-10-1
180
ID = 0.25 mA; VDS = VGS
Product data sheet
-10
VDS (V)
-102
f = 1 MHz; VGS = 0 V
Fig. 12. Gate-source threshold voltage as a function of
junction temperature
PMV75UP
-1
Fig. 13. Input, output and reverse transfer capacitances
as a function of drain-source voltage; typical
values
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
8 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
aaa-012267
-5
VDS
VGS
(V)
ID
-4
VGS(pl)
-3
VGS(th)
VGS
-2
QGS1
QGS2
QGS
-1
QGD
QG(tot)
017aaa137
0
0
2
4
QG (nC)
6
Fig. 15. Gate charge waveform definitions
ID = -2.8 A; VDS = -10 V; Tamb = 25 °C
Fig. 14. Gate-source voltage as a function of gate
charge; typical values
017aaa540
-4
IS
(A)
-3
-2
-1
0
Tj = 150 °C
0
-0.4
Tj = 25 °C
-0.8
-1.2
VSD (V)
-1.4
VGS = 0 V
Fig. 16. Source current as a function of source-drain voltage; typical values
PMV75UP
Product data sheet
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
9 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
11. Test information
P
t2
duty cycle δ =
t1
t2
t1
t
006aaa812
Fig. 17. Duty cycle definition
12. Package outline
3.0
2.8
1.1
0.9
3
0.45
0.15
2.5 1.4
2.1 1.2
1
2
1.9
0.48
0.38
Dimensions in mm
0.15
0.09
04-11-04
Fig. 18. Package outline TO-236AB (SOT23)
PMV75UP
Product data sheet
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
10 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
13. Soldering
3.3
2.9
1.9
solder lands
3
solder resist
2
1.7
solder paste
occupied area
0.6
(3×)
0.7
(3×)
Dimensions in mm
0.5
(3×)
0.6
(3×)
1
sot023_fr
Fig. 19. Reflow soldering footprint for TO-236AB (SOT23)
2.2
1.2
(2×)
1.4
(2×)
solder lands
4.6
solder resist
2.6
occupied area
Dimensions in mm
1.4
preferred transport direction during soldering
2.8
4.5
sot023_fw
Fig. 20. Wave soldering footprint for TO-236AB (SOT23)
PMV75UP
Product data sheet
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
11 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
14. Revision history
Table 8.
Revision history
Data sheet ID
Release date
Data sheet status
Change notice
Supersedes
PMV75UP v.1
20140425
Product data sheet
-
-
PMV75UP
Product data sheet
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
12 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal
or replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
15. Legal information
15.1 Data sheet status
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Document
status [1][2]
Product
status [3]
Objective
[short] data
sheet
Development This document contains data from
the objective specification for product
development.
Preliminary
[short] data
sheet
Qualification
This document contains data from the
preliminary specification.
Product
[short] data
sheet
Production
This document contains the product
specification.
[1]
[2]
[3]
Definition
Right to make changes — NXP Semiconductors reserves the right to
make changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
Please consult the most recently issued document before initiating or
completing a design.
The term 'short data sheet' is explained in section "Definitions".
The product status of device(s) described in this document may have
changed since this document was published and may differ in case of
multiple devices. The latest product status information is available on
the Internet at URL http://www.nxp.com.
15.2 Definitions
Preview — The document is a preview version only. The document is still
subject to formal approval, which may result in modifications or additions.
NXP Semiconductors does not give any representations or warranties as to
the accuracy or completeness of information included herein and shall have
no liability for the consequences of use of such information.
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences
of use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is
intended for quick reference only and should not be relied upon to contain
detailed and full information. For detailed and full information see the
relevant full data sheet, which is available on request via the local NXP
Semiconductors sales office. In case of any inconsistency or conflict with the
short data sheet, the full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product
is deemed to offer functions and qualities beyond those described in the
Product data sheet.
15.3 Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, NXP Semiconductors does not give
any representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
PMV75UP
Product data sheet
Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer’s own
risk.
Quick reference data — The Quick reference data is an extract of the
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their
applications and products using NXP Semiconductors products, and NXP
Semiconductors accepts no liability for any assistance with applications or
customer product design. It is customer’s sole responsibility to determine
whether the NXP Semiconductors product is suitable and fit for the
customer’s applications and products planned, as well as for the planned
application and use of customer’s third party customer(s). Customers should
provide appropriate design and operating safeguards to minimize the risks
associated with their applications and products.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default
in the customer’s applications or products, or the application or use by
customer’s third party customer(s). Customer is responsible for doing all
necessary testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications
and the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those
given in the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
13 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor
tested in accordance with automotive testing or application requirements.
NXP Semiconductors accepts no liability for inclusion and/or use of nonautomotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards,
customer (a) shall use the product without NXP Semiconductors’ warranty
of the product for such automotive applications, use and specifications, and
(b) whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
15.4 Trademarks
Notice: All referenced brands, product names, service names and
trademarks are the property of their respective owners.
Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV,
FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, ICODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight,
MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug,
TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP
Semiconductors N.V.
HD Radio and HD Radio logo — are trademarks of iBiquity Digital
Corporation.
PMV75UP
Product data sheet
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
14 / 15
PMV75UP
NXP Semiconductors
20 V, P-channel Trench MOSFET
16. Contents
1
General description ............................................... 1
2
Features and benefits ............................................1
3
Applications ........................................................... 1
4
Quick reference data ............................................. 1
5
Pinning information ............................................... 2
6
Ordering information ............................................. 2
7
Marking ................................................................... 2
8
Limiting values .......................................................3
9
Thermal characteristics .........................................4
10
Characteristics ....................................................... 6
11
Test information ................................................... 10
12
Package outline ................................................... 10
13
Soldering .............................................................. 11
14
Revision history ................................................... 12
15
15.1
15.2
15.3
15.4
Legal information .................................................13
Data sheet status ............................................... 13
Definitions ...........................................................13
Disclaimers .........................................................13
Trademarks ........................................................ 14
© NXP Semiconductors N.V. 2014. All rights reserved
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
Date of release: 25 April 2014
PMV75UP
Product data sheet
All information provided in this document is subject to legal disclaimers.
25 April 2014
© NXP Semiconductors N.V. 2014. All rights reserved
15 / 15