FDD6670A 30V N-Channel PowerTrench MOSFET General Description Features This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low RDS ( ON) , fast switching speed and extremely low RDS(ON) in a small package. • 66 A, 30 V RDS(ON) = 8 mΩ @ VGS = 10 V RDS(ON) = 10 mΩ @ VGS = 4.5 V • Low gate charge • Fast Switching Applications • High performance trench technology for extremely low RDS(ON) • DC/DC converter • Motor Drives D D G S G D-PAK TO-252 (TO-252) S Absolute Maximum Ratings Symbol TA=25oC unless otherwise noted Parameter Ratings Units VDSS Drain-Source Voltage 30 V VGSS Gate-Source Voltage ±20 V ID Continuous Drain Current @TC=25°C (Note 3) 66 A @TA=25°C (Note 1a) 15 Pulsed (Note 1a) 100 PD Power Dissipation TJ, TSTG @TC=25°C (Note 3) 63 @TA=25°C (Note 1a) 3.2 @TA=25°C (Note 1b) W 1.3 Operating and Storage Junction Temperature Range –55 to +175 °C °C/W Thermal Characteristics RθJC Thermal Resistance, Junction-to-Case RθJA Thermal Resistance, Junction-to-Ambient RθJA (Note 1) 2.4 (Note 1a) 40 (Note 1b) 96 Package Marking and Ordering Information Device Marking Device Package Reel Size Tape width Quantity FDD6670A FDD6670A D-PAK (TO-252) 13’’ 12mm 2500 units 2005 Fairchild Semiconductor Corp. FDD6670A Rev E1(W) FDD6670A July 2005 Symbol TA = 25°C unless otherwise noted Parameter Test Conditions Min Typ Max Units Drain-Source Avalanche Ratings (Note 2) EAS Drain-Source Avalanche Energy IAS Drain-Source Avalanche Current Single Pulse, VDD = 15 V, ID= 66 A 67 mJ 66 A Off Characteristics ID = 250 µA BVDSS ∆BVDSS ∆TJ IDSS Drain–Source Breakdown Voltage Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current VGS = 0 V, VDS = 24 V, VGS = 0 V 1 µA IGSS Gate–Body Leakage VGS = ±20 V, VDS = 0 V ±100 nA 1.8 –5 3 V mV/°C 6.3 7.9 9.5 8 10 13 mΩ On Characteristics VGS(th) ∆VGS(th) ∆TJ RDS(on) 30 ID = 250 µA,Referenced to 25°C V 26 mV/°C (Note 2) Gate Threshold Voltage Gate Threshold Voltage Temperature Coefficient Static Drain–Source On–Resistance VDS = VGS, ID = 250 µA ID = 250 µA,Referenced to 25°C ID(on) On–State Drain Current VGS VGS VGS VGS = 10 V, ID = 15 A = 4.5 V, ID = 13 A = 10 V, ID = 15 A,TJ=125°C = 10 V, VDS = 5 V gFS Forward Transconductance VDS = 10 V, ID = 15 A VDS = 15 V, f = 1.0 MHz V GS = 0 V, 1 50 A 60 S 1755 pF Dynamic Characteristics Ciss Input Capacitance Coss Output Capacitance Crss Reverse Transfer Capacitance RG Gate Resistance Switching Characteristics td(on) Turn–On Delay Time tr Turn–On Rise Time td(off) Turn–Off Delay Time tf Qg Qg s Gate–Source Charge Qgd Gate–Drain Charge VGS = 15 mV, f = 1.0 MHz VDD = 15 V, VGS = 10 V, ID = 1 A, RGEN = 6 Ω 430 pF 180 pF 1.3 Ω (Note 2) 11 20 ns 12 21 ns 29 47 ns Turn–Off Fall Time 19 34 ns Total Gate Charge 16 22 nC VDS = 15V, VGS = 5 V ID = 15 A, 4.6 nC 6.2 nC FDD6670A Rev. E1(W) FDD6670A Electrical Characteristics Symbol Parameter TA = 25°C unless otherwise noted Test Conditions Min Typ Max Units Drain–Source Diode Characteristics and Maximum Ratings IS Maximum Continuous Drain–Source Diode Forward Current VSD Drain–Source Diode Forward Voltage trr Diode Reverse Recovery Time Qrr Diode Reverse Recovery Charge VGS = 0 V, IS = 2.3 A (Note 2) IF = 15 A, dIF/dt = 100 A/µs 0.74 2.3 A 1.2 V 28 ns 18 nC Notes: 1. RθJA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. RθJC is guaranteed by design while RθCA is determined by the user's board design. a) RθJA = 45°C/W when mounted on a 1in2 pad of 2 oz copper b) RθJA = 96°C/W when mounted on a minimum pad. Scale 1 : 1 on letter size paper 2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0% 3. Maximum current is calculated as: PD R DS(ON) where PD is maximum power dissipation at TC = 25°C and RDS(on) is at TJ(max) and VGS = 10V. Package current limitation is 21A FDD6670A Rev. E1(W) FDD6670A Electrical Characteristics FDD6670A Typical Characteristics 100 3 VGS=10V RDS(ON), NORMALIZED DRAIN-SOURCE ON-RESISTANCE 4.0V ID, DRAIN CURRENT (A) 80 4.5V 6.0V 3.5V 60 40 3.0V 20 2.8 VGS = 3.0V 2.6 2.4 2.2 2 1.8 3.5V 1.6 4.0V 1.4 4.5V 1.2 6.0V 10V 1 0.8 0 0 0.5 1 1.5 2 VD S, DRAIN-SOURCE VOLTAGE (V) 2.5 0 Figure 1. On-Region Characteristics 80 100 0.02 ID = 66A VGS = 10V ID = 33A RDS(ON), ON-RESISTANCE (OHM) R DS(ON) , NORMALIZED DRAIN-SOURCE ON-RESISTANCE 40 60 ID , DRAIN CURRENT (A) Figure 2. On-Resistance Variation with Drain Current and Gate Voltage 1.6 1.4 1.2 1 0.8 0.6 0.0175 0.015 o TA = 125 C 0.0125 0.01 o 0.0075 TA = 25 C 0.005 -50 -25 0 25 50 75 100 TJ , JUNCTION TEMPERATURE (oC) 125 150 2 Figure 3. On-Resistance Variation withTemperature 4 6 8 VGS, GATE TO SOURCE VOLTAGE (V) 10 Figure 4. On-Resistance Variation with Gate-to-Source Voltage 90 1000 VDS = 5V VGS = 0V I S, REVERSE DRAIN CURRENT (A) 80 ID , DRAIN CURRENT (A) 20 70 60 50 o 40 T A =125 C o 30 -55 C 20 o 10 25 C 100 o TA = 125 C 10 1 o 25 C 0.1 o -55 C 0.01 0.001 0.0001 0 1.5 2 2.5 3 3.5 VGS, GATE TO SOURCE VOLTAGE (V) Figure 5. Transfer Characteristics 4 0 0.2 0.4 0.6 0.8 1 VSD , BODY DIODE FORWARD VOLTAGE (V) 1.2 Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature FDD6670A Rev. E1(W) 2400 f = 1MHz VGS = 0 V ID = 66A 2000 8 VDS = 10V CAPACITANCE (pF) VGS , GATE-SOURCE VOLTAGE (V) 10 20V 6 15V 4 1600 Ciss 1200 2 800 Coss 400 C rss 0 0 0 5 10 15 20 25 Qg, GATE CHARGE (nC) 30 35 0 Figure 7. Gate Charge Characteristics 10 15 20 25 VDS, DRAIN TO SOURCE VOLTAGE (V) 30 Figure 8. Capacitance Characteristics 100 P(pk), PEAK TRANSIENT POWER (W) 1000 100µs 100 RDS(ON) LIMIT 1ms 10ms 10 100ms 1s 10s DC 1 VGS = 10V SINGLE PULSE o RθJA = 96 C/W 0.1 o TA = 25 C 0.01 0.01 0.1 1 10 VDS, DRAIN-SOURCE VOLTAGE (V) SINGLE PULSE RθJA = 96°C/W T A = 25°C 80 60 40 20 0 0.01 100 Figure 9. Maximum Safe Operating Area 0.1 1 10 t1, TIME (sec) 100 1000 Figure 10. Single Pulse Maximum Power Dissipation 1 r(t), NORMALIZED EFFECTIVE TRANSIENT THERMAL RESISTANCE ID, DRAIN CURRENT (A) 5 D = 0.5 R θJA(t) = r(t) * RθJA RθJA = 96 °C/W 0.2 0.1 0.1 0.05 P(pk) 0.02 t1 0.0 t2 0.01 T J - TA = P * R θJA(t) Duty Cycle, D = t1 / t2 SINGLE PULSE 0.001 0.001 0.01 0.1 1 10 100 1000 t1 , TIME (sec) Figure 11. Transient Thermal Response Curve Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design. FDD6670A Rev. E1(W) FDD6670A Typical Characteristics TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. ACEx™ FAST® ActiveArray™ FASTr™ Bottomless™ FPS™ Build it Now™ FRFET™ CoolFET™ GlobalOptoisolator™ CROSSVOLT™ GTO™ DOME™ HiSeC™ EcoSPARK™ I2C™ E2CMOS™ i-Lo™ EnSigna™ ImpliedDisconnect™ FACT™ IntelliMAX™ FACT Quiet Series™ Across the board. Around the world.™ The Power Franchise® Programmable Active Droop™ ISOPLANAR™ LittleFET™ MICROCOUPLER™ MicroFET™ MicroPak™ MICROWIRE™ MSX™ MSXPro™ OCX™ OCXPro™ OPTOLOGIC® OPTOPLANAR™ PACMAN™ POP™ Power247™ PowerEdge™ PowerSaver™ PowerTrench® QFET® QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ RapidConnect™ μSerDes™ SILENT SWITCHER® SMART START™ SPM™ Stealth™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TinyLogic® TINYOPTO™ TruTranslation™ UHC™ UltraFET® UniFET™ VCX™ Wire™ DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 2. A critical component is any component of a life 1. Life support devices or systems are devices or support device or system whose failure to perform can systems which, (a) are intended for surgical implant into be reasonably expected to cause the failure of the life the body, or (b) support or sustain life, or (c) whose support device or system, or to affect its safety or failure to perform when properly used in accordance with instructions for use provided in the labeling, can be effectiveness. reasonably expected to result in significant injury to the user. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Product Status Definition Advance Information Formative or In Design This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. Preliminary First Production This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. No Identification Needed Full Production This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. Obsolete Not In Production This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. Rev. I16