SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 D D D D D D D D D D D D D Organization . . . 1 048 576 × 1-Bit Processed to MIL-STD-883, Class B Single 5-V Supply (10% Tolerance) Performance Ranges: ’4C1024-80 ’4C1024-10 ’4C1024-12 ’4C1024-15 ACCESS ACCESS ACCESS TIME TIME TIME ta(R) ta(C) ta(CA) (tRAC) (tCAC) (tAA) (MAX) (MAX) (MAX) 80 ns 20 ns 40 ns 100 ns 25 ns 45 ns 120 ns 30 ns 55 ns 150 ns 40 ns 70 ns HJ PACKAGE ( TOP VIEW ) READ OR WRITE CYCLE (MIN) 150 ns 190 ns 220 ns 260 ns Enhanced Page-Mode Operation for Faster Memory Access – Higher Data Bandwidth Than Conventional Page Mode Parts – Random Single-Bit Access Within a Row With a Column Address One of TI’s CMOS Megabit Dynamic Random-Access Memory (DRAM) Family Including SMJ44C256 — 256K × 4 Enhanced Page Mode CAS-Before-RAS (CBR) Refresh Long Refresh Period 512-Cycle Refresh in 8 ms (Max) 3-State Unlatched Output Low Power Dissipation All Inputs / Outputs and Clocks Are TTL-Compatible Packaging Offered: – 20 / 26-Pin J-Leaded Ceramic Surface Mount Package (HJ Suffix) – 18-Pin 300-Mil Ceramic Dual-In-Line Package (JD Suffix) – 20-Pin Ceramic Flatpack (HK Suffix) – 20 / 26-Terminal Leadless Ceramic Surface Mount Package (FQ / HL Suffixes) – 20-Pin Ceramic Zig-Zag In-Line Package (SV Suffix) Operating Temperature Range – 55°C to 125°C D W RAS TF NC A0 A1 A2 A3 VCC 1 2 3 4 5 JD PACKAGE ( TOP VIEW ) VSS Q CAS NC A9 20 19 18 17 16 6 7 8 9 10 A8 A7 A6 A5 A4 15 14 13 12 11 D W RAS TF A0 A1 A2 A3 VCC 1 18 2 17 3 16 4 15 5 14 6 13 7 12 8 11 9 10 VSS Q CAS A9 A8 A7 A6 A5 A4 HK PACKAGE ( TOP VIEW ) D W RAS TF NC A0 A1 A2 A3 VCC 1 2 3 4 5 6 7 8 9 10 FQ / HL PACKAGES ( TOP VIEW ) D W RAS TF NC A0 A1 A2 A3 VCC 10 9 8 7 6 11 12 13 14 15 VSS Q CAS NC A9 5 4 3 2 1 16 17 18 19 20 A8 A7 A6 A5 A4 VSS Q CAS NC A9 A8 A7 A6 A5 A4 20 19 18 17 16 15 14 13 12 11 SV PACKAGE ( SIDE VIEW ) A9 Q D RAS NC A0 A2 VCC A5 A7 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 CAS VSS W TF NC A1 A3 A4 A6 A8 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 1996, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 1 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 A0 – A9 CAS D NC Q RAS TF VCC VSS W PIN NOMENCLATURE Address Inputs Column Address Strobe Data In No Internal Connection Data Out Row Address Strobe Test Function 5-V Supply Ground Write Enable description The SMJ4C1024 is a 1 048 576-bit DRAM organized as 1 048 576 words of one bit each. It employs technology for high performance, reliability, and low power at a low cost. This device features maximum RAS access times of 80 ns, 100 ns, 120 ns, and 150 ns. Maximum power dissipation is as low as 305 mW operating and 16.5 mW standby on 150-ns devices. IDD peaks are typIcally 140 mA and a –1 V input voltage undershoot can be tolerated, minimizing system noise. All inputs and outputs, including clocks, are compatible with series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility. The SMJ4C1024 is offered in an 18-pin ceramic dual-in-line package (JD suffix), a 20 / 26-terminal leadless ceramic carrier package (FQ / HL suffixes), a 20 / 26-pin J-leaded carrier package (HJ suffix), a 20-pin flatpack (HK suffix), and a 20-pin ceramic zig-zag in-line package (SV suffix). They are characterized for operation from – 55°C to 125°C. 2 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 logic symbol† RAM 1024K × 1 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 RAS CAS W D 5 6 7 8 10 11 12 13 14 15 3 16 2 1 20D10/21D0 A 0 1 048 575 20D19/21D9 C20 [ROW] G23 [REFRESH ROW] 24 [PWR DWN] C21 [COL] G24 & 23,21D A, 22D 23C22 24EN A∇ 17 Q † This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 18-pin JD package. POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 3 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 functional block diagram RAS CAS W Timing and Control Row Address Buffers (10) 256K Array A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 Row Decode 256K Array Sense Amplifiers Column Address Buffers (10) Column Decode I/O Buffers 1 of 8 Selection Data In Reg. D Data Out Reg. Q Sense Amplifiers 256K Row 256K Array Decode Array operation enhanced page mode Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and for address multiplexing is eliminated. The maximum number of columns that can be accessed is determined by the maximum RAS low time and the CAS page-cycle time used. With minimum CAS page-cycle time, all 1 024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles. Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of RAS. The buffers act as transparent or flow-through latches while CAS is high. The falling edge of CAS latches the column addresses. This feature lets the SMJ4C1024 operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as the column address is valid rather than when CAS goes low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after the row-address hold time has been satisfied, usually well in advance of the falling edge of CAS. In this case, data is obtained after ta(C) maximum (access time from CAS low) if ta(CA) maximum (access time from column address) has been satisfied. If the column addresses for the next page cycle are valid at the same time CAS goes high, access time for the next cycle is determined by the later occurrence of ta(CA) or ta(CP) (access time from rising edge of CAS). address (A0 – A9) Twenty address bits are required to decode one of 1 048 576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by RAS. The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by CAS. All addresses must be stable on or before the falling edges 4 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 address (A0 – A9) (continued) of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select to activate the output buffer as well as to latch the address bits into the column-address buffer. write enable (W) The read or write mode is selected through W. A logic high on the W input selects the read mode and a logic low selects the write mode. The write-enable pin can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When W goes low prior to CAS (early write), data out remains in the high-impedance state for the entire cycle, permitting common input / output operation. data in (D) Data-in is written during a write or a read-modify-write cycle. Depending on the mode of operation, the falling edge of CAS or W strobes data into the on-chip latch. In an early-write cycle, W is brought low prior to CAS, and the data is strobed in by CAS with setup and hold times referenced to this signal. In a delayed-write or a read-modify-write cycle, CAS is already low, and the data is strobed in by W with setup and hold times referenced to this signal. data out (Q) The 3-state output buffers provide direct TTL compatibility (no pullup resistor required) with a fanout of two series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle, the output becomes valid after the access time ta(C). The access time from CAS low (ta(C)) begins with the negative transition of CAS as long as ta(R) and ta(CA) are satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS is low; when CAS goes high, the output returns to a high-impedance state. In a delayed-write or read-modify-write cycle, the output follows the sequence for the read cycle. refresh A refresh operation must be performed at least once every 8 ms to retain data. This can be achieved by strobing each of the 512 rows (A0 – A8). A normal read or write cycle refreshes all bits in each selected row. A RAS-only operation can be used by holding CAS at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh. Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle. CAS-before-RAS (CBR) refresh CBR refresh is used by bringing CAS low earlier than RAS (see parameter td(CLRL)R) and holding it low after RAS falls (parameter td(RLCH)R). For successive CBR refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh cycles. power up To achieve proper device operation, an initial pause of 200 µs followed by a minimum of eight initialization cycles is required after full VCC level is achieved. test function (TF) pin During normal device operation, TF must be disconnected or biased at a voltage ≤ VCC. POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 5 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Voltage range on any pin (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 1 V to 7 V Voltage range on VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 1 V to 7 V Short-circuit output current, IOS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 W Operating free-air temperature range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C to 125°C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to VSS. recommended operating conditions MIN NOM MAX VCC VIH Supply voltage 4.5 5 5.5 V High-level input voltage 2.4 6.5 V VIL Low-level input voltage (see Note 2) –1 0.8 V TA Minimum operating free-air temperature – 55 UNIT °C TC Maximum operating case temperature 125 °C NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only. 6 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) TEST CONDITIONS PARAMETER VOH High-level output voltage IOH = – 5 mA VOL Low-level output voltage IOL = 4.2 mA II Input current (leakage) IO ’4C1024-80 ’4C1024-10 ’4C1024-12 ’4C1024-15 MIN MIN MIN MIN MAX 2.4 MAX 2.4 MAX 2.4 MAX 2.4 UNIT V 0.4 0.4 0.4 0.4 V VCC = 5.5 V, VI = 0 V to 6.5 V, All other pins = 0 V to VCC ± 10 ± 10 ± 10 ± 10 µA Output current (leakage) VCC = 5.5 V, CAS high VO = 0 V to VCC, ± 10 ± 10 ± 10 ± 10 µA ICC1 Read- or write-cycle current VCC = 5.5 V, Minimum cycle 75 70 60 55 mA ICC2 Standby current After one memory cycle, RAS and CAS high, VIH = 2.4 V 3 3 3 3 mA ICC3 Average refresh current (RAS only or CBR) VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR) 70 65 55 50 mA ICC4 Average page current VCC = 5.5 V, RAS low, 50 45 35 30 mA tPC = minimum, CAS cycling capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3) HL / JD / FQ PARAMETER MIN HJ MAX MIN HK MAX MIN SV MAX MIN MAX UNIT Ci(A) Input capacitance, address inputs 6 7 8 9 pF Ci(D) Input capacitance, data input 5 5 6 7 pF Ci(RC) Input capacitance, strobe inputs 7 7 8 8 pF Ci(W) Input capacitance, write-enable input 7 7 7 7 pF Co Output capacitance 7 9 10 8 pF NOTE 3: Capacitance is sampled only at initial design and after any major change. Samples are tested at 0 V and 25°C with a 1-MHz signal applied to the pin under test. All other pins are open. switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1) ALT. SYMBOL PARAMETER ta(C) ta(CA) Access time from CAS low ta(R) ta(CP) Access time from RAS low tdis(CH) ’4C1024-80 ’4C1024-10 ’4C1024-12 ’4C1024-15 MIN MIN MIN MIN MAX MAX MAX MAX UNIT tCAC tAA 20 25 30 40 ns 40 45 55 70 ns 80 100 120 150 ns Access time from column precharge tRAC tCPA 40 40 60 75 ns Output disable time after CAS high (see Note 4) tOFF 20 25 30 35 ns Access time from column address NOTE 4: tdis(CH) is specified when the output is no longer driven. The output is disabled by bringing CAS high. POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 7 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5) ALT. SYMBOL ’4C1024-80 ’4C1024-10 ’4C1024-12 ’4C1024-15 MIN MIN MIN MIN MAX MAX MAX MAX UNIT tc(rd) Cycle time, read (see Note 6) tRC 150 190 220 260 ns tc(W) Cycle time, write tWC 150 190 220 260 ns tc(rdW) Cycle time, read-write/read-modify-write tRWC 175 220 265 315 ns tc(P) Cycle time, page-mode read or write (see Note 7) tPC 50 55 65 80 ns tc(PM) Cycle time, page-mode read-modify-write tPRWC 75 85 110 135 ns tw(CH) Pulse duration, CAS high tCP 10 10 15 25 ns tw(CL) Pulse duration, CAS low (see Note 8) tCAS 20 tw(RH) Pulse duration, RAS high (precharge) tRP 60 tw(RL) Pulse duration, nonpage mode, RAS low (see Note 9) tRAS 80 10 000 tw(RL)P Pulse duration, page mode, RAS low (see Note 9) tRASP 80 100 000 tw(WL) Pulse duration, write tWP 15 15 20 25 ns tsu(CA) Setup time, column address before CAS low tASC 0 3 3 3 ns tsu(RA) Setup time, row address before RAS low tASR 0 0 0 0 ns tsu(D) Setup time, data (see Note 10) tDS 0 0 0 0 ns tsu(rd) Setup time, read before CAS low tRCS 0 0 0 0 ns tsu(WCL) Setup time, W low before CAS low (see Note 11) tWCS 0 0 0 0 ns tsu(WCH) Setup time, W low before CAS high tCWL 20 25 30 40 ns tsu(WRH) Setup time, W low before RAS high tRWL 20 25 30 40 ns th(CA) Hold time, column address after CAS low tCAH 15 20 20 25 ns th(RA) Hold time, row address after RAS low tRAH 12 15 15 20 ns NOTES: 5. 6. 7. 8. 9. 10. 11. 8 10 000 25 10 000 80 100 10 000 90 40 10 000 100 ns ns 10 000 120 10 000 150 10 000 ns 100 100 000 120 100 000 150 100 000 ns Timing measurements in this table are referenced to VIL max and VIH min. All cycle times assume tt = 5 ns. To assure tc(P) min, tsu(CA) should be ≥ tw(CH). In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. Referenced to the later of CAS or W in write operations Early write operation only POST OFFICE BOX 1443 30 • HOUSTON, TEXAS 77251–1443 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5) (continued) ALT. SYMBOL ’4C1024-80 ’4C1024-10 ’4C1024-12 ’4C1024-15 MIN MIN MIN MIN MAX MAX MAX MAX UNIT th(RLCA) Hold time, column address after RAS low (see Note 12) tAR 60 70 80 100 ns th(D) Hold time, data (see Note 10) tDH 15 20 25 30 ns th(RLD) Hold time, data after RAS low (see Note 12) tDHR 60 70 85 110 ns th(CHrd) Hold time, read after CAS high (see Note 13) tRCH 0 0 0 0 ns th(RHrd) Hold time, read after RAS high (see Note 13) tRRH 10 10 10 10 ns th(CLW) Hold time, write after CAS low (see Note 11) tWCH 15 20 25 30 ns th(RLW) Hold time, write after RAS low (see Note 12) tWCR 60 70 85 100 ns td(RLCH) td(CHRL) Delay time, RAS low to CAS high tCSH tCRP 80 100 120 150 ns Delay time, CAS high to RAS low 0 0 0 0 ns td(CLRH) Delay time, CAS low to RAS high tRSH 20 25 30 40 ns td(CLWL) Delay time, CAS low to W low (see Note 14) tCWD 20 25 40 50 ns td(RLCL) Delay time, RAS low to CAS low (see Note 15) tRCD 22 60 28 75 28 90 33 110 ns td(RLCA) Delay time, RAS low to column address (see Note 15) tRAD 17 40 20 55 20 65 25 80 ns td(CARH) Delay time, column address to RAS high tRAL 40 45 55 70 ns td(CACH) Delay time, column address to CAS high tCAL 40 45 55 70 ns td(RLWL) Delay time, RAS low to W low (see Note 14) tRWD 80 100 130 160 ns td(CAWL) Delay time, column address to W low (see Note 14) tAWD 40 45 65 80 ns td(RLCH)R Delay time, RAS low to CAS high (see Note 16) tCHR 20 25 25 30 ns td(CLRL)R Delay time, CAS low to RAS low (see Note 16) tCSR 10 10 10 15 ns tRPC tREF 0 — — td(RHCL)R trf tt NOTES: 5. 10. 11. 12. 13. 14. 15. 16. 17. Delay time, RAS high to CAS low Refresh time interval Transition time (see Note 17) 0 8 0 8 — 0 8 — ns 8 — ms ns Timing measurements in this table are referenced to VIL max and VIH min. Referenced to the later of CAS or W in write operations. Early-write operation only The minimum value is measured when td(RLCL) is set td(RLCL) min as a reference. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle. Read-modify-write operation only Maximum value specified only to assure access time. CBR refresh only Transition times (rise and fall) for RAS and CAS are to be minimum of 3 ns and a maximum of 50 ns. POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 9 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 PARAMETER MEASUREMENT INFORMATION V 1.31 V RL = 218 Ω IOH / IOL Output Under Test Output Under Test CL = 80 pF (see Note A) CL = 80 pF (see Note A) (a) LOAD CIRCUIT (b) ALTERNATE LOAD CIRCUIT NOTE A: CL includes probe and fixture capacitance. Figure 1. Load Circuits for Timing Parameters 10 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 PARAMETER MEASUREMENT INFORMATION tc(rd) tw(RL) RAS td(CLRH) tt tw(RH) td(RLCL) td(CHRL) td(RLCH) tw(CL) CAS td(RLCA) tw(CH) tsu(CA) td(CACH) td(CARH) th(RA) tsu(RA) th(RLCA) A0 – A9 Column Row th(CA) tsu(rd) W Don’t Care th(CHrd) Don’t Care Don’t Care ta(C) ta(CA) Q th(RHrd) tdis(CH) Valid Hi-Z See Note A ta(R) NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time. Figure 2. Read-Cycle Timing POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 11 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 PARAMETER MEASUREMENT INFORMATION tc(W) tw(RL) RAS tt td(CLRH) td(RLCL) tw(CL) td(CHRL) td(RLCH) CAS tw(RH) tsu(RA) tw(CH) td(CACH) td(CARH) tsu(CA) th(RA) th(RLCA) A0 – A9 Column Row Don’t Care th(CA) td(RLCA) tsu(WCH) tsu(WRH) th(RLW) th(CLW) tsu(WCL) W Don’t Care Don’t Care tw(WL) tsu(D) th(D) th(RLD) D Valid Data Q Don’t Care Hi-Z Figure 3. Early-Write-Cycle Timing 12 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 PARAMETER MEASUREMENT INFORMATION tc(W) tw(RL) RAS td(CLRH) tt tw(RH) td(CHRL) td(RLCL) td(RLCH) tw(CL) CAS tsu(CA) tw(CH) th(RA) td(CARH) tsu(RA) td(CACH) th(RLCA) Column Row A0 – A9 Don’t Care th(CA) td(RLCA) tsu(WCH) tsu(WRH) W Don’t Care Don’t Care th(RLW) tw(WL) th(D) tsu(D) th(RLD) D Don’t Care Valid Data Don’t Care tdis(CH) Not Valid Q Figure 4. Write-Cycle Timing POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 13 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 PARAMETER MEASUREMENT INFORMATION tc(rdW) tw(RL) RAS tw(RH) tw(CL) tt td(CHRL) td(RLCL) CAS td(RLCA) th(RA) tw(CH) tsu(CA) tsu(RA) tt th(RLCA) A0 – A9 Row Column Don’t Care td(CAWL) tsu(WCH) tsu(WRH) td(CLWL) tw(WL) tsu(rd) W th(CA) Don’t Care Don’t Care td(RLWL) tsu(D) D Don’t Care Valid In Don’t Care th(D) tdis(CH) See Note A Q Hi-Z Valid Out ta(C) ta(CA) ta(R) NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time. Figure 5. Read-Write- / Read-Modify-Write-Cycle Timing 14 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 PARAMETER MEASUREMENT INFORMATION tw(RH) tw(RL)P RAS td(RLCL) td(CHRL) tc(P) tw(CH) td(RLCH) td(CLRH) tw(CL) CAS th(CA) th(RLCA) td(CACH) tsu(RA) tsu(CA) td(CARH) th(RA) A0 – A9 Row Column Column Don’t Care th(RHrd) td(RLCA) See Note C tsu(rd) th(CHrd) ta(CA) W ta(C) ta(CP) (see Note C) ta(CA) tdis(CH) ta(R) Valid Out Q See Note A Valid Out See Note A NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time. B. A write cycle or a read-modify cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated. C. Access time is ta(CP) or ta(CA) dependent. Figure 6. Enhanced-Page-Mode Read-Cycle Timing POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 15 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 PARAMETER MEASUREMENT INFORMATION tw(RH) tw(RL)P RAS td(RLCH) td(CLRH) tw(CL) td(CHRL) tc(P) tw(CH) td(RLCL) CAS tsu(CA) td(CACH) th(RLCA) th(RA) A0 – A9 td(CARH) th(CA) tsu(RA) Row Column Column tsu(WCH) td(RLCA) tsu(WCH) tw(WL) tsu(WRH) th(RLW) W Don’t Care Don’t Care Don’t Care Don’t Care th(D) (see Note B) th(D) tsu(D) (see Note B) tsu(D) D th(RLD) Valid In Valid Data In Don’t Care Hi-Z Q NOTES: A. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated. B. Referenced to CAS or W, whichever occurs last. Figure 7. Enhanced-Page-Mode Write-Cycle Timing 16 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 PARAMETER MEASUREMENT INFORMATION tw(RH) tw(RL)P RAS tc(PM) td(RLCH) td(CLRH) tw(CH) td(RLCL) td(CHRL) tw(CL) CAS tsu(CA) th(RLCA) td(RLCA) th(RA) tsu(RA) A0 – A9 th(CA) Column Row Column tsu(rd) tsu(WCH) td(CLWL) td(CAWL) Don’t Care tw(WL) tsu(WRH) td(RLWL) W Don’t Care th(D) tsu(D) D Don’t Care Valid Valid Don’t Care ta(C) ta(CA) tdis(CH) ta(R) ta(CP) See Note A Q Valid Out See Note A Valid Out NOTES: A. Output can go from high-impedance state to an invalid-data state prior to the specified access time. B. A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated. Figure 8. Enhanced-Page-Mode Read-Modify-Write-Cycle Timing POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 17 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 PARAMETER MEASUREMENT INFORMATION tc(rd) tw(RL) RAS tw(RH) tt CAS td(RHCL)R Don’t Care td(CHRL) tsu(RA) A0 – A9 Don’t Care th(RA) Row W Don’t Care D Don’t Care Q Hi-Z Don’t Care Figure 9. RAS-Only Refresh-Cycle Timing 18 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 Row SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 PARAMETER MEASUREMENT INFORMATION Refresh Cycle Memory Cycle Refresh Cycle tw(RH) tw(RH) tw(RL) tw(RL) RAS td(RLCH)R tw(CL) CAS th(CA) tsu(CA) th(RA) tsu(RA) A0 – A9 Row Don’t Care Col th(RHrd) tsu(rd) W Don’t Care D Don’t Care ta(C) ta(CA) tdis(CH) ta(R) Valid Data Q Figure 10. Hidden-Refresh-Cycle Timing POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 19 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 PARAMETER MEASUREMENT INFORMATION tc(rd) tw(RH) tw(RL) RAS td(CLRL)R td(RLCH)R td(RHCL)R CAS tt A0 – A9 Don’t Care D Don’t Care Q Hi-Z Figure 11. Automatic-CBR-Refresh-Cycle Timing 20 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 MECHANICAL DATA HJ (R-CDCC-J20) J-LEADED CERAMIC CHIP CARRIER 0.685 (17,40) 0.665 (16,89) 0.608 (15,44) 0.592 (15,04) 0.048 (1,22) 4 Places 0.028 (0,71) 20 11 0.338 (8,59) 0.322 (8,18) 1 10 0.056 (1,42) 0.044 (1,12) 0.102 (2,59) 0.080 (2,03) 0.010 (0,25) 0.006 (0,15) 0.137 (3,48) 0.114 (2,90) 0.050 (1,27) 0.022 (0,56) 0.012 (0,30) 0.308 (7,82) 0.264 (6,71) 0.035 (0,89) Radius 0.025 (0,64) 4040144-2 / B 10/94 NOTES: A. B. C. D. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. This package can be hermetically sealed with a metal lid. The terminals will be gold plated. POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 21 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 MECHANICAL DATA HK (R-CDFP-F20) CERAMIC DUAL FLATPACK 0.035 (0,89) 0.025 (0,64) 0.010 (0,25) 0.004 (0,10) 0.095 (2,41) 0.075 (1,91) 0.310 (7,87) 0.290 (7,37) Lid 0.120 (3,05) 0.090 (2,29) 1 20 0.050 (1,27) 0.680 (17,27) 0.660 (16,76) 0.021 (0,53) 0.015 (0,38) 10 11 0.390 (9,91) 0.370 (9,40) 0.315 (8,00) 0.295 (7,49) 4040174 / C 08/95 NOTES: A. B. C. D. 22 All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. This package can be hermetically sealed with a metal lid. The terminals are gold plated. POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 MECHANICAL DATA FQ (R-CDCC-N20) LEADLESS CERAMIC CHIP CARRIER 0.685 (17,40) 0.665 (16,89) 0.030 (0,76) MIN 0.357 (9,07) 0.343 (8,71) 0.092 (2,34) 0.069 (1,75) 10 0.028 (0,71) 0.022 (0,56) 11 0.008 (0,20) RAD TYP 0.608 (15,44) 0.592 (15,04) 0.050 (1,27) 1 0.090 (2,29) TYP 20 0.050 (1,27) TYP 4040143 / B 10/94 NOTES: A. B. C. D. All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. This package can be hermetically sealed with a metal lid. The terminals are gold plated. POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 23 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 MECHANICAL DATA HL (R-CDCC-N20/26) LEADLESS CERAMIC CHIP CARRIER 0.685 (17,40) 0.665 (16,89) 0.030 (0,76) MIN 0.357 (9,07) 0.343 (8,71) 0.080 (2,03) 0.065 (1,65) 11 10 0.028 (0,71) 0.022 (0,56) 0.008 (0,20) RAD TYP 0.608 (15,44) 0.592 (15,04) 0.050 (1,27) 20 1 0.050 (1,27) TYP 0.090 (2,29) TYP 4040145 / B 4/95 NOTES: A. B. C. D. 24 All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. This package can be hermetically sealed with a metal lid. The terminals are gold plated. POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 MECHANICAL DATA SV (R-CZIP-T**) CERAMIC ZIG-ZAG PACKAGE 20 PIN SHOWN 0.130 (3,30) 0.100 (2,54) A B Seating Plane 0.200 (5,08) 0.125 (3,18) 0.050 (1,27) 0.015 (0,38) 0.060 (1,52) 0.040 (1,02) 0.015 (0,38) 0.008 (0,20) 0.100 (2,54) 1 0.115 (2,92) 0.085 (2,16) 19 PINS ** 20 24 28 A MAX 1.065 (27,05) 1.265 (32,13) 1.465 (37,21) A MIN 1.035 (26,29) 1.235 (31,37) 1.435 (36,45) B MAX 0.380 (9,65) 0.465 (11,81) 0.465 (11,81) B MIN 0.355 (9,02) 0.440 (11,18) 0.440 (11,18) C MAX 0.910 (23,11) 1.110 (28,19) 1.310 (33,27) C MIN 0.890 (22,61) 1.090 (27,69) 1.290 (32,77) DIM C 0.023 (0,58) 0.015 (0,38) 2 4 6 8 10 12 14 16 18 20 0.375 (9,53) 0.355 (9,02) 0.070 (1,78) 0.040 (1,02) 4040002 / C 08/95 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 25 SMJ4C1024 1048576 BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORY SGMS023E – DECEMBER 1988 – REVISED MARCH 1996 MECHANICAL DATA JD (R-CDIP-T**) CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE 20 PIN SHOWN A PINS ** 16 18 20 24 0.810 (20,57) 0.910 (23,11) 1.010 (25,65) 1.100 (27,94) DIM 20 11 A MAX 0.290 (7,37) TYP 1 10 0.065 (1,65) 0.045 (1,14) 0.075 (1,91) MAX 4 Places 0.320 (8,13) 0.290 (7,37) 0.175 (4,45) 0.140 (3,56) Seating Plane 0.020 (0,51) MIN 0.125 (3,18) MIN 0.100 (2,54) 0.021 (0,53) 0.015 (0,38) 0°– 15° 0.012 (0,30) 0.008 (0,20) 4040086 / C 08/95 NOTES: A. B. C. D. 26 All linear dimensions are in inches (millimeters). This drawing is subject to change without notice. This package can be hermetically sealed with a metal lid. The terminals are gold plated. POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof. Copyright 1998, Texas Instruments Incorporated